newhouseb / onebitbtLinks
Bluetooth PHY based on one-bit input and output
☆224Updated 4 years ago
Alternatives and similar repositories for onebitbt
Users that are interested in onebitbt are comparing it to the libraries listed below
Sorting:
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Updated 4 years ago
- Logicbone ECP5 Development Board☆117Updated 4 years ago
- USB3 PIPE interface for Xilinx 7-Series☆217Updated 3 years ago
- Basic ECP5 based GigE to SYZYGY interface.☆203Updated last year
- Small footprint and configurable Ethernet core☆247Updated 3 weeks ago
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- Multi-platform nightly builds of open source FPGA tools☆296Updated 3 years ago
- USB Serial on the TinyFPGA BX☆136Updated 4 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆106Updated 5 years ago
- ☆110Updated 2 years ago
- Board definitions for Amaranth HDL☆117Updated 2 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆299Updated last year
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆111Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆172Updated last year
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆217Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 3 months ago
- FPGA USB stack written in LiteX☆127Updated 3 years ago
- PCB for ULX3S FPGA R&D board☆398Updated last month
- LiteX boards files☆414Updated 3 weeks ago
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆256Updated 3 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆114Updated 3 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆147Updated 3 years ago
- VHDL library 4 FPGAs☆179Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆417Updated last month
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆272Updated last year
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆252Updated last year
- Design files for sdr5 prototype (Zynq + AD9363)☆103Updated 5 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆241Updated last year
- iCEBreaker Workshop☆134Updated last year
- 32-bit RISC-V system on chip for iCE40 FPGAs☆308Updated 2 years ago