ekiwi / pynqLinks
PYNQ with Chisel and Rust
☆25Updated 7 years ago
Alternatives and similar repositories for pynq
Users that are interested in pynq are comparing it to the libraries listed below
Sorting:
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Chisel components for FPGA projects☆124Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated 11 months ago
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆64Updated 5 years ago
- Chisel/Firrtl execution engine☆153Updated 9 months ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Updated last month
- Provides various testers for chisel users☆100Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- ☆63Updated 6 years ago
- Chisel HDL example applications☆30Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ☆103Updated 2 years ago
- ☆87Updated 2 years ago
- ☆109Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- ☆56Updated 2 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆55Updated 5 months ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- FOS - FPGA Operating System☆68Updated 4 years ago
- FPGA Clock Configuration Device Driver for Linux☆30Updated 3 months ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆79Updated 3 years ago
- Next generation CGRA generator☆111Updated last week
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- ☆84Updated 3 weeks ago