This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.
☆20May 12, 2025Updated 11 months ago
Alternatives and similar repositories for IPXACT-Schema
Users that are interested in IPXACT-Schema are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Feb 23, 2026Updated 2 months ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆32Mar 7, 2026Updated last month
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 7 months ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆251Apr 20, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 9 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated 3 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 2 months ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- ☆14May 24, 2025Updated 11 months ago
- D3.js and ELK based schematic visualizer☆119Feb 27, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆19Apr 29, 2025Updated last year
- RISC-V ASIC design reference☆10May 8, 2018Updated 7 years ago
- The LLVM Symbolic Simulator, part of SAW.☆22Jul 17, 2020Updated 5 years ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Apr 8, 2026Updated 3 weeks ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆54Mar 22, 2026Updated last month
- ☆18Jul 9, 2025Updated 9 months ago
- ☆11Jun 11, 2018Updated 7 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Object Notation for Markup Language☆23Jan 6, 2023Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- ☆10Mar 11, 2018Updated 8 years ago
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- ☆29Mar 31, 2025Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- VHDL related news.☆27Updated this week
- hardware library for hwt (= ipcore repo)☆44Dec 23, 2025Updated 4 months ago
- STDF is Standard Test Data Format for ATE(Automatic Test Equipment). A library for Read and Write STDF V4 File.☆37Nov 11, 2019Updated 6 years ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆19Sep 10, 2025Updated 7 months ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago