This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.
☆20May 12, 2025Updated 9 months ago
Alternatives and similar repositories for IPXACT-Schema
Users that are interested in IPXACT-Schema are comparing it to the libraries listed below
Sorting:
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Updated this week
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆31Updated this week
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 9 years ago
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated last month
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- ☆18Jul 9, 2025Updated 7 months ago
- D3.js and ELK based schematic visualizer☆115Feb 27, 2024Updated 2 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆247Feb 17, 2026Updated last week
- Object Notation for Markup Language☆23Jan 6, 2023Updated 3 years ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated 11 months ago
- Prebuilt WASM binaries for tree-sitter's language parsers.☆18Dec 5, 2022Updated 3 years ago
- This repository contains sample code integrating Renode with Verilator☆26May 27, 2025Updated 9 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 4 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 5 months ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆53Jan 31, 2026Updated last month
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- Intel Compiler for SystemC☆27Jun 1, 2023Updated 2 years ago
- ☆11May 31, 2016Updated 9 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- VHDL related news.☆27Updated this week
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- A Value Change Dump (VCD) file parser and analyzer☆24Aug 27, 2020Updated 5 years ago
- Simple template-based UVM code generator☆29Jan 4, 2023Updated 3 years ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 8 months ago
- ☆31Oct 2, 2023Updated 2 years ago