icgeeks / riscv-asicLinks
RISC-V ASIC design reference
☆10Updated 7 years ago
Alternatives and similar repositories for riscv-asic
Users that are interested in riscv-asic are comparing it to the libraries listed below
Sorting:
- FIR，FFT based on Verilog☆13Updated 7 years ago
- Verification IP for Watchdog☆12Updated 4 years ago
- ☆16Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- Quad cluster of RISC-V cores with peripherals and local memory☆24Updated 3 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Updated 5 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆24Updated 3 weeks ago
- A CIC filter implemented in Verilog☆23Updated 10 years ago
- DDR4 Simulation Project in System Verilog☆42Updated 11 years ago
- QSPI for SoC☆23Updated 6 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆38Updated 4 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆27Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Updated 5 years ago
- AXI X-Bar☆19Updated 5 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆13Updated 9 months ago
- ☆12Updated 10 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆20Updated 8 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆18Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- I2C controller core from Opencores.org☆26Updated 14 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 10 years ago
- High-performance FPGA-based JPEG codec accelerator☆13Updated 6 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- Embedded 32-bit RISC uProcessor with SDRAM Controller☆25Updated 4 years ago
- MIPI CSI-2 + MIPI CCS Demo☆74Updated 4 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 6 years ago