RISC-V ASIC design reference
☆10May 8, 2018Updated 7 years ago
Alternatives and similar repositories for riscv-asic
Users that are interested in riscv-asic are comparing it to the libraries listed below
Sorting:
- ☆11Dec 19, 2021Updated 4 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- You're probably looking for cannif☆11Dec 27, 2025Updated 2 months ago
- 消息体转化服务，并发送到目标api。自集成grafana消息体转化为企业微信机器人服务☆13Mar 21, 2021Updated 4 years ago
- ☆10Aug 9, 2021Updated 4 years ago
- 三相永磁同步电动机的FOC控制☆10Mar 27, 2020Updated 5 years ago
- ☆10Aug 23, 2023Updated 2 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- ☆11Sep 19, 2024Updated last year
- 3D interactive carousel UI made with ThreeJS☆12Sep 27, 2024Updated last year
- Virtual Audio Loopback Cable for Windows☆10Sep 18, 2022Updated 3 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Attempt to enable wireless CarPlay on Proton X50 via qdlink.☆10Apr 14, 2021Updated 4 years ago
- Scripts for modern data mining☆10Sep 20, 2019Updated 6 years ago
- xDeFi Exponentially or Linear Decaying Money Stream Protocol☆10Mar 20, 2021Updated 4 years ago
- SygicOfflineSpeedcams☆10Feb 2, 2023Updated 3 years ago
- Raspberry Pi 4 Image☆12Oct 25, 2024Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ☆11May 8, 2022Updated 3 years ago
- An implementation for a CollapsingToolbarLayout with TabLayout and app:behavior_overlapTop☆12Aug 31, 2018Updated 7 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Simple OS independent (Windows / Unix) C++ library for USB (HID etc) device change (Insertion/removal) notification handling.☆10Sep 20, 2015Updated 10 years ago
- ☆10Nov 16, 2020Updated 5 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 8 years ago
- 壁纸小程序☆14Jan 28, 2026Updated last month
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- ☆10Jun 30, 2025Updated 8 months ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 5 months ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Repository containing scripts/helpers for configuring a Raspberry Pi to work with XMOS mic frontend☆14Jul 31, 2023Updated 2 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Feb 27, 2026Updated last week
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago