Crimsonninja / senior_design_puf
Repository to store all design and testbench files for Senior Design
☆18Updated 5 years ago
Alternatives and similar repositories for senior_design_puf
Users that are interested in senior_design_puf are comparing it to the libraries listed below
Sorting:
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆16Updated 5 years ago
- Tools for PUF analysis☆11Updated 3 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆18Updated 2 years ago
- USB -> AXI Debug Bridge☆38Updated 3 years ago
- few python scripts to clone all IP cores from opencores.org☆22Updated last year
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆18Updated 3 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated last month
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 7 months ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- Defense/Attack PUF Library (DA PUF Library)☆49Updated 5 years ago
- ☆20Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 3 months ago
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago
- ☆13Updated 10 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆45Updated 5 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆25Updated 2 weeks ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 3 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆16Updated 8 years ago
- C++ and Verilog to implement AES128☆22Updated 7 years ago