Repository to store all design and testbench files for Senior Design
☆22Apr 16, 2020Updated 6 years ago
Alternatives and similar repositories for senior_design_puf
Users that are interested in senior_design_puf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA implementation of a physical unclonable function for authentication☆35Apr 7, 2017Updated 9 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆17Oct 25, 2017Updated 8 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Nov 24, 2017Updated 8 years ago
- Defense/Attack PUF Library (DA PUF Library)☆55May 5, 2020Updated 6 years ago
- Ring Oscillator Physically Unclonable Funtion☆28Sep 9, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Python Code and Dataset for different PUFs☆19Mar 11, 2026Updated 3 months ago
- This repository is created for conducting RISC-V 5-day workshops☆23Jul 29, 2020Updated 5 years ago
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆27Jun 24, 2020Updated 5 years ago
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆106Oct 21, 2025Updated 7 months ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆143Nov 5, 2022Updated 3 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Dec 26, 2023Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 6 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆32Nov 8, 2025Updated 7 months ago
- STM32WL SOC LoRa / LoRaWAN development board with JTAG debugger and sensors for light, temperature, humidity, pressure, 3-axis digital ma…☆19Sep 26, 2025Updated 8 months ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- A fork of llama3.c used to do some R&D on inferencing☆23Dec 20, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆13Dec 5, 2019Updated 6 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆27Mar 11, 2022Updated 4 years ago
- Pipelined 64-bit RISC-V core☆16Mar 7, 2024Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- ☆15Jul 14, 2024Updated last year
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 8 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆14Nov 26, 2024Updated last year
- ☆17Jul 12, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 3 months ago
- dahliaOS brand assets☆14Nov 29, 2022Updated 3 years ago
- ☆17Nov 18, 2016Updated 9 years ago
- GOST R 34.12-2015 encryption algorithms implemented as loadable modules for Linux kernel☆13Jun 11, 2023Updated 3 years ago
- 100G Udp Link For axi Stream☆16Jun 27, 2023Updated 2 years ago
- MATLAB-based RFID passive Receiver. The decoder takes recorded samples from a reader-tag interaction and decodes the tag's unique ID's or…☆13Jun 3, 2021Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago