Crimsonninja / senior_design_pufLinks
Repository to store all design and testbench files for Senior Design
☆22Updated 5 years ago
Alternatives and similar repositories for senior_design_puf
Users that are interested in senior_design_puf are comparing it to the libraries listed below
Sorting:
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Updated 8 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- ☆21Updated 2 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆12Updated 6 years ago
- Ring Oscillator Physically Unclonable Funtion☆26Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 6 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆16Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- Defense/Attack PUF Library (DA PUF Library)☆55Updated 5 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆28Updated 7 years ago
- Simple RiscV core for academic purpose.☆23Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 8 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- few python scripts to clone all IP cores from opencores.org☆26Updated 2 years ago
- True Random Number Generator core implemented in Verilog.☆79Updated 5 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Updated 5 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆40Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 10 months ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 11 months ago
- 4096bit RSA project, with verilog code, python test code, etc☆47Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆42Updated 6 years ago
- Side-channel analysis setup for OpenTitan☆37Updated 2 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆32Updated 7 years ago
- The multi-core cluster of a PULP system.☆111Updated 2 weeks ago
- Dual RISC-V DISC with integrated eFPGA☆18Updated 4 years ago
- ☆29Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆52Updated 10 years ago