Crimsonninja / senior_design_puf
Repository to store all design and testbench files for Senior Design
☆17Updated 4 years ago
Related projects: ⓘ
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆20Updated 6 years ago
- FPGA implementation of a physical unclonable function for authentication☆31Updated 7 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 4 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆13Updated last year
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆15Updated 4 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆16Updated 5 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆13Updated 3 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 6 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆25Updated 6 years ago
- ☆16Updated last year
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆14Updated 7 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆28Updated last year
- RISC-V soft-core PEs for TaPaSCo☆15Updated 3 months ago
- True Random Number Generator core implemented in Verilog.☆72Updated 3 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆35Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆56Updated 3 years ago
- RISC-V instruction set extensions for SM4 block cipher☆18Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆24Updated 3 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆29Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆28Updated 6 months ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆20Updated last week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆29Updated 3 years ago
- Defense/Attack PUF Library (DA PUF Library)☆45Updated 4 years ago
- ☆12Updated 9 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆16Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆14Updated 3 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆28Updated 6 years ago
- ☆31Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 2 years ago