Repository to store all design and testbench files for Senior Design
☆21Apr 16, 2020Updated 6 years ago
Alternatives and similar repositories for senior_design_puf
Users that are interested in senior_design_puf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA implementation of a physical unclonable function for authentication☆34Apr 7, 2017Updated 9 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆17Oct 10, 2020Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Nov 24, 2017Updated 8 years ago
- Defense/Attack PUF Library (DA PUF Library)☆55May 5, 2020Updated 5 years ago
- Ring Oscillator Physically Unclonable Funtion☆25Sep 9, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Python Code and Dataset for different PUFs☆19Mar 11, 2026Updated last month
- This repository is created for conducting RISC-V 5-day workshops☆23Jul 29, 2020Updated 5 years ago
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆27Jun 24, 2020Updated 5 years ago
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆106Oct 21, 2025Updated 5 months ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆140Nov 5, 2022Updated 3 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- Hardware random number generator for FPGAs☆10May 7, 2015Updated 10 years ago
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- STM32 RFID Reader / Writer☆16May 24, 2014Updated 11 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- This repo contains the PUF and authentication codes for IoT authentication protocol development project☆12Apr 11, 2020Updated 6 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 5 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- STM32WL SOC LoRa / LoRaWAN development board with JTAG debugger and sensors for light, temperature, humidity, pressure, 3-axis digital ma…☆17Sep 26, 2025Updated 6 months ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆30Nov 8, 2025Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Brilliantly Radical Artificially Intelligent Neural Machine☆18Dec 28, 2017Updated 8 years ago
- A fork of llama3.c used to do some R&D on inferencing☆22Dec 20, 2024Updated last year
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆12Dec 5, 2019Updated 6 years ago
- ☆23Jul 3, 2024Updated last year
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆28Mar 11, 2022Updated 4 years ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Oct 9, 2019Updated 6 years ago
- Arduino library to support S2-LP sub-1GHz transceiver☆15May 9, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated 2 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 8 years ago
- Watch video on youtube☆18Nov 7, 2025Updated 5 months ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Nov 26, 2024Updated last year
- ☆17Jul 12, 2020Updated 5 years ago
- FPGA routing delay sensors for effective remote power analysis attacks☆13Aug 13, 2024Updated last year