Crimsonninja / senior_design_pufLinks
Repository to store all design and testbench files for Senior Design
☆18Updated 5 years ago
Alternatives and similar repositories for senior_design_puf
Users that are interested in senior_design_puf are comparing it to the libraries listed below
Sorting:
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 6 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 5 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 9 months ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆30Updated 7 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 3 months ago
- 4096bit RSA project, with verilog code, python test code, etc☆44Updated 5 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆16Updated 8 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆27Updated 3 weeks ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- ☆14Updated 6 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- A reference book on System-on-Chip Design☆30Updated last month
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Updated 7 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆21Updated 7 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- ☆20Updated 2 years ago