sandialabs / spatLinks
A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)
☆26Updated 4 years ago
Alternatives and similar repositories for spat
Users that are interested in spat are comparing it to the libraries listed below
Sorting:
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Cryptanalysis of Physically Unclonable Functions☆87Updated 11 months ago
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 6 months ago
- Repository to store all design and testbench files for Senior Design☆17Updated 5 years ago
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆95Updated last month
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- Tools for PUF analysis☆11Updated 3 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 8 months ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- Python Code and Dataset for different PUFs☆18Updated 4 years ago
- VHDL Implementation of AES Algorithm☆81Updated 3 years ago
- SHA3 (KECCAK)☆19Updated 10 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆20Updated 4 years ago
- Verilog Hardware Design of Ascon☆22Updated last week
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆17Updated 2 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆28Updated this week
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆17Updated 4 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- ☆23Updated 5 years ago
- This is a project in which side-channel attacks are researched and developed.☆46Updated 5 years ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago