sandialabs / spat
A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)
☆24Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for spat
- FPGA implementation of a physical unclonable function for authentication☆31Updated 7 years ago
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 2 years ago
- Defense/Attack PUF Library (DA PUF Library)☆45Updated 4 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆21Updated 6 years ago
- True Random Number Generator core implemented in Verilog.☆72Updated 4 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Cryptanalysis of Physically Unclonable Functions☆78Updated 4 months ago
- FIPS 202 compliant SHA-3 core in Verilog☆17Updated 4 years ago
- VHDL Implementation of AES Algorithm☆72Updated 3 years ago
- Verilog Hardware Design of Ascon v1.2☆19Updated this week
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆17Updated 4 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆41Updated last year
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆35Updated 4 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆60Updated last year
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆12Updated 5 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated last month
- ☆21Updated 4 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆14Updated last year
- Development Package for the Hardware API for Lightweight Cryptography☆15Updated last year
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- Custom Coprocessor Interface for VexRiscv☆10Updated 6 years ago
- VexRiscv reference platforms for the pqriscv project☆15Updated 8 months ago
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆89Updated 3 weeks ago
- ☆45Updated 3 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆22Updated 7 years ago
- David Canright's tiny AES S-boxes☆21Updated 10 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆29Updated 6 years ago
- HW Design Collateral for Caliptra RoT IP☆76Updated this week
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆36Updated 7 years ago