sandialabs / spatLinks
A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)
☆26Updated 5 years ago
Alternatives and similar repositories for spat
Users that are interested in spat are comparing it to the libraries listed below
Sorting:
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Defense/Attack PUF Library (DA PUF Library)☆51Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Updated 5 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- True Random Number Generator core implemented in Verilog.☆76Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Cryptanalysis of Physically Unclonable Functions☆88Updated last year
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆100Updated 5 months ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 10 months ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆19Updated 5 years ago
- Hardware implementation of ORAM☆22Updated 8 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆40Updated 5 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 5 years ago
- Verilog implementation of the SHA-512 hash function.☆40Updated 6 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- ☆56Updated 2 years ago
- VHDL Implementation of AES Algorithm☆86Updated 4 years ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Updated 11 months ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 5 years ago
- Ring Oscillator Physically Unclonable Funtion☆25Updated 4 years ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆26Updated 7 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆388Updated 6 months ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 4 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 7 years ago
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆40Updated 10 years ago
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆18Updated 4 years ago