sandialabs / spatLinks
A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)
☆26Updated 5 years ago
Alternatives and similar repositories for spat
Users that are interested in spat are comparing it to the libraries listed below
Sorting:
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Updated 5 years ago
- Cryptanalysis of Physically Unclonable Functions☆88Updated last year
- True Random Number Generator core implemented in Verilog.☆76Updated 4 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆100Updated 4 months ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 9 months ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- Defense/Attack PUF Library (DA PUF Library)☆51Updated 5 years ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆19Updated 5 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆388Updated 5 months ago
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆200Updated last week
- Hardware implementation of ORAM☆22Updated 8 years ago
- Ring Oscillator Physically Unclonable Funtion☆25Updated 4 years ago
- VHDL Implementation of AES Algorithm☆85Updated 4 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- This is a probabilistic SAT attack tool.☆14Updated 4 years ago
- ☆55Updated last year
- ☆112Updated 4 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆62Updated 2 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Lock circuitgraphs using various logic locking techniques☆10Updated 2 years ago
- Automated Generation of Masked Hardware☆18Updated last year
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆18Updated 4 years ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 4 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 8 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆26Updated 4 years ago