Gabalo / RO_PUFLinks
Ring Oscillator Physically Unclonable Funtion
☆24Updated 3 years ago
Alternatives and similar repositories for RO_PUF
Users that are interested in RO_PUF are comparing it to the libraries listed below
Sorting:
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Repository to store all design and testbench files for Senior Design☆19Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- ☆20Updated 2 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- few python scripts to clone all IP cores from opencores.org☆24Updated last year
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Updated 9 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆39Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 6 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Updated 4 months ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆55Updated 7 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆59Updated 4 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆40Updated 8 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆140Updated last year
- A demo system for Ibex including debug support and some peripherals☆73Updated 2 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆45Updated last year
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆21Updated 7 years ago
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆105Updated 3 years ago
- opensource crypto IP core☆28Updated 4 years ago
- Verilog based BCH encoder/decoder☆123Updated 2 years ago
- a super-simple pipelined verilog divider. flexible to define stages☆57Updated 6 years ago