Ring Oscillator Physically Unclonable Funtion
☆26Sep 9, 2021Updated 4 years ago
Alternatives and similar repositories for RO_PUF
Users that are interested in RO_PUF are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆142Nov 5, 2022Updated 3 years ago
- FPGA implementation of a physical unclonable function for authentication☆35Apr 7, 2017Updated 9 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆17Oct 10, 2020Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Repository to store all design and testbench files for Senior Design☆22Apr 16, 2020Updated 6 years ago
- Python Code and Dataset for different PUFs☆20Mar 11, 2026Updated 2 months ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Nov 24, 2017Updated 8 years ago
- Cryptographic Key Generation from PUF Data☆23Oct 29, 2019Updated 6 years ago
- Verilog based BCH encoder/decoder☆133Sep 26, 2022Updated 3 years ago
- Framework to control Oscilloscopes, SMUs, Function Generators and DC Powersupplies via Ethernet.☆11Sep 25, 2023Updated 2 years ago
- Defense/Attack PUF Library (DA PUF Library)☆55May 5, 2020Updated 6 years ago
- ESP32-NOW with Wifi☆23Apr 11, 2025Updated last year
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆20May 4, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆27Jun 24, 2020Updated 5 years ago
- Hardware implementation of the SipHash short-inout PRF☆17Apr 3, 2025Updated last year
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆17Oct 25, 2017Updated 8 years ago
- Hardware random number generator for FPGAs☆10May 7, 2015Updated 11 years ago
- Resillent Control-Flow Attestation☆13Sep 30, 2021Updated 4 years ago
- Machine Learning Models Deployment using C++ Code Generation☆14Sep 6, 2022Updated 3 years ago
- Instruction and files for porting Arm DesignStart to CW305.☆17Dec 6, 2023Updated 2 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- Python implementation of the Archived Multi-Objective Simulated Annealing (AMOSA) optimization heuristic☆13Feb 29, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Present Crypto Engine in Verilog☆12Feb 27, 2016Updated 10 years ago
- A simple arduino operating system, aiming at simple development on embedded platforms☆14Jun 12, 2018Updated 7 years ago
- Bose–Chaudhuri–Hocquenghem Codec☆14Mar 19, 2026Updated 2 months ago
- ☆11May 10, 2019Updated 7 years ago
- An implementation of the decoding of BCH codes resistant to timing attacks☆11Sep 18, 2020Updated 5 years ago
- A small Deep Learning Image recognition tutorial aimed at people just starting out in their Deep Learning Journey☆12Nov 17, 2018Updated 7 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Jul 12, 2019Updated 6 years ago
- An automation tool for deploying 5G Open RAN (ORAN) testbeds.☆58Updated this week
- A Verilog implementation of a hand-written digit recognition Neural Network☆11Nov 16, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 11, 2024Updated last year
- few python scripts to clone all IP cores from opencores.org☆27Jan 8, 2024Updated 2 years ago
- TLS Secured connection example between Mosquitto broker (MQTT) and ESP32☆12Apr 12, 2021Updated 5 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆12Sep 22, 2020Updated 5 years ago
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- ☆14Jul 25, 2024Updated last year
- RISC-V RV32I CPU core☆35Mar 3, 2023Updated 3 years ago