Gabalo / RO_PUFLinks
Ring Oscillator Physically Unclonable Funtion
☆26Updated 4 years ago
Alternatives and similar repositories for RO_PUF
Users that are interested in RO_PUF are comparing it to the libraries listed below
Sorting:
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆16Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆11Updated 6 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 8 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 6 years ago
- ☆21Updated 2 years ago
- Repository to store all design and testbench files for Senior Design☆21Updated 5 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Updated 8 months ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 8 years ago
- few python scripts to clone all IP cores from opencores.org☆25Updated last year
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Updated 9 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆41Updated 6 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆24Updated 3 years ago
- True Random Number Generator core implemented in Verilog.☆78Updated 5 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- opensource crypto IP core☆29Updated 5 years ago
- A demo system for Ibex including debug support and some peripherals☆84Updated last month
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 3 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆41Updated 8 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆165Updated last year
- ☆29Updated 3 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆17Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆32Updated this week
- FPGA implementation of Chinese SM4 encryption algorithm.☆56Updated 7 years ago
- A 2D convolution hardware implementation written in Verilog☆51Updated 4 years ago
- Fixed Point Math Library for Verilog☆145Updated 11 years ago
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆44Updated 8 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆55Updated 4 years ago