stnolting / fpga_pufLinks
Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
☆134Updated 2 years ago
Alternatives and similar repositories for fpga_puf
Users that are interested in fpga_puf are comparing it to the libraries listed below
Sorting:
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆201Updated last month
- VHDL library 4 FPGAs☆181Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- Naive Educational RISC V processor☆90Updated 2 weeks ago
- FuseSoC standard core library☆147Updated 5 months ago
- Example LED blinking project for your FPGA dev board of choice☆185Updated 2 weeks ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- CoreScore☆166Updated this week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- Fabric generator and CAD tools.☆197Updated last week
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆116Updated last year
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆46Updated 2 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆181Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated this week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- ☆85Updated 2 weeks ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 4 months ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Small footprint and configurable Ethernet core☆265Updated last week
- An Open Source configuration of the Arty platform☆133Updated last year
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆140Updated 6 months ago
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated last week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆110Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago