stnolting / fpga_pufLinks
Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
☆131Updated 2 years ago
Alternatives and similar repositories for fpga_puf
Users that are interested in fpga_puf are comparing it to the libraries listed below
Sorting:
- 🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).☆185Updated 4 months ago
- FuseSoC standard core library☆139Updated last week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆135Updated 3 years ago
- VHDL library 4 FPGAs☆179Updated this week
- Naive Educational RISC V processor☆83Updated this week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- Fabric generator and CAD tools.☆185Updated last week
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- ☆79Updated last year
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆113Updated 3 years ago
- Open Source AES☆31Updated last year
- Control and Status Register map generator for HDL projects☆116Updated last week
- A demo system for Ibex including debug support and some peripherals☆67Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 3 weeks ago
- Demo SoC for SiliconCompiler.☆59Updated last week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆168Updated last week
- AES-128 hardware implementation☆33Updated 5 years ago
- Verilog digital signal processing components☆139Updated 2 years ago
- SystemVerilog synthesis tool☆194Updated 2 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆77Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆170Updated last year
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆89Updated 5 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆43Updated 4 months ago
- Vivado build system☆69Updated 5 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago