Praneshss / Modeling_of_APUF_Compositions
Python Code and Dataset for different PUFs
☆16Updated 3 years ago
Alternatives and similar repositories for Modeling_of_APUF_Compositions:
Users that are interested in Modeling_of_APUF_Compositions are comparing it to the libraries listed below
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆21Updated 7 years ago
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆16Updated 4 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 7 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Defense/Attack PUF Library (DA PUF Library)☆47Updated 4 years ago
- Repository to store all design and testbench files for Senior Design☆18Updated 4 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆10Updated 4 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 4 years ago
- Cryptographic Key Generation from PUF Data☆20Updated 5 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆12Updated 2 months ago
- ☆20Updated 7 months ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆15Updated 5 years ago
- Implemented The UART with FIFO☆12Updated 5 years ago
- Ring Oscillator Physically Unclonable Funtion☆18Updated 3 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- VexRiscv reference platforms for the pqriscv project☆15Updated 11 months ago
- VHDL Implementation of AES Algorithm☆76Updated 3 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- AES hardware engine for Xilinx Zynq platform☆29Updated 3 years ago
- SHA3 (KECCAK)☆16Updated 10 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆20Updated 2 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆24Updated 3 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆38Updated 7 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 4 months ago