Praneshss / Modeling_of_APUF_CompositionsLinks
Python Code and Dataset for different PUFs
☆18Updated 4 years ago
Alternatives and similar repositories for Modeling_of_APUF_Compositions
Users that are interested in Modeling_of_APUF_Compositions are comparing it to the libraries listed below
Sorting:
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆17Updated 4 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- VHDL Implementation of AES Algorithm☆82Updated 3 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 7 months ago
- Configurable AES-GCM IP (128, 192, 256 bits)☆34Updated 11 months ago
- Hardware Design of Ascon☆23Updated this week
- ☆21Updated last year
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- AES hardware engine for Xilinx Zynq platform☆31Updated 3 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆11Updated 4 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆37Updated 3 years ago
- Implemented The UART with FIFO☆14Updated 6 years ago
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆44Updated 8 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆52Updated 3 months ago
- ☆58Updated 4 years ago
- Cryptanalysis of Physically Unclonable Functions☆87Updated last year
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆39Updated 5 years ago
- ☆26Updated 3 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- ☆20Updated 6 years ago
- HW Design Collateral for Caliptra RoT IP☆100Updated this week
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago