Praneshss / Modeling_of_APUF_Compositions
Python Code and Dataset for different PUFs
☆17Updated 3 years ago
Alternatives and similar repositories for Modeling_of_APUF_Compositions:
Users that are interested in Modeling_of_APUF_Compositions are comparing it to the libraries listed below
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆17Updated 4 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆22Updated 7 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- Defense/Attack PUF Library (DA PUF Library)☆49Updated 4 years ago
- Repository to store all design and testbench files for Senior Design☆18Updated 5 years ago
- Tools for PUF analysis☆11Updated 3 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- AES hardware engine for Xilinx Zynq platform☆30Updated 3 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 5 months ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆10Updated 4 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Updated 2 years ago
- Verilog Hardware Design of Ascon☆22Updated this week
- ☆13Updated 10 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆16Updated 5 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆33Updated 3 years ago
- ☆21Updated 9 months ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆19Updated 7 years ago
- Implemented The UART with FIFO☆14Updated 5 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆52Updated 2 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- A list of VHDL codes implementing cryptographic algorithms☆26Updated 3 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆22Updated 8 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆15Updated this week
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago