Praneshss / Modeling_of_APUF_CompositionsLinks
Python Code and Dataset for different PUFs
☆18Updated 4 years ago
Alternatives and similar repositories for Modeling_of_APUF_Compositions
Users that are interested in Modeling_of_APUF_Compositions are comparing it to the libraries listed below
Sorting:
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆17Updated 4 years ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- Tools for PUF analysis☆11Updated 3 years ago
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆10Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- Cryptographic Key Generation from PUF Data☆21Updated 5 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Cryptanalysis of Physically Unclonable Functions☆87Updated 11 months ago
- ☆56Updated 4 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- Repository to store all design and testbench files for Senior Design☆17Updated 5 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆36Updated 3 years ago
- This repository is for our paper "High-Performance and Configurable SW/HW Co-design of Post-Quantum Signature CRYSTALS-Dilithium" in ACM …☆10Updated last year
- AES hardware engine for Xilinx Zynq platform☆31Updated 3 years ago
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆26Updated 5 years ago
- VHDL Implementation of AES Algorithm☆81Updated 3 years ago
- SHA3 (KECCAK)☆19Updated 10 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 7 months ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆39Updated 8 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆15Updated 2 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆21Updated 7 years ago