Praneshss / Modeling_of_APUF_CompositionsLinks
Python Code and Dataset for different PUFs
☆18Updated 4 years ago
Alternatives and similar repositories for Modeling_of_APUF_Compositions
Users that are interested in Modeling_of_APUF_Compositions are comparing it to the libraries listed below
Sorting:
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆17Updated 4 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Repository to store all design and testbench files for Senior Design☆17Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Tools for PUF analysis☆11Updated 3 years ago
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- Cryptographic Key Generation from PUF Data☆21Updated 5 years ago
- AES hardware engine for Xilinx Zynq platform☆31Updated 3 years ago
- Implemented The UART with FIFO☆14Updated 5 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆10Updated 4 years ago
- SSD test project using Zynq Ultrascale+ bare metal NVMe.☆21Updated 3 years ago
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆26Updated 4 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 6 months ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- Cryptanalysis of Physically Unclonable Functions☆87Updated 11 months ago
- A series of mainstream machine learning algorithms implement on FPGA.☆13Updated 3 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- VHDL Implementation of AES Algorithm☆81Updated 3 years ago
- Verilog Hardware Design of Ascon☆22Updated last week
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆95Updated last month
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Updated 6 months ago