Praneshss / Modeling_of_APUF_Compositions
Python Code and Dataset for different PUFs
☆16Updated 3 years ago
Alternatives and similar repositories for Modeling_of_APUF_Compositions:
Users that are interested in Modeling_of_APUF_Compositions are comparing it to the libraries listed below
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆16Updated 4 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆14Updated 7 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 7 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- Repository to store all design and testbench files for Senior Design☆18Updated 4 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆21Updated 7 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆12Updated 4 months ago
- Defense/Attack PUF Library (DA PUF Library)☆48Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆15Updated 5 years ago
- Ring Oscillator Physically Unclonable Funtion☆20Updated 3 years ago
- A true random number generator with ring oscillators structure written in VHDL targeting FPGA's.☆10Updated 4 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆35Updated 4 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆39Updated 7 years ago
- AES hardware engine for Xilinx Zynq platform☆30Updated 3 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- Cryptanalysis of Physically Unclonable Functions☆84Updated 9 months ago
- VHDL Implementation of AES Algorithm☆76Updated 3 years ago
- Implemented The UART with FIFO☆13Updated 5 years ago
- ☆21Updated 9 months ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- A series of mainstream machine learning algorithms implement on FPGA.☆13Updated 3 years ago
- Cryptographic Key Generation from PUF Data☆20Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆25Updated 3 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆31Updated 3 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆17Updated 2 years ago