eriksargent / PUF-labLinks
FPGA implementation of a physical unclonable function for authentication
☆33Updated 8 years ago
Alternatives and similar repositories for PUF-lab
Users that are interested in PUF-lab are comparing it to the libraries listed below
Sorting:
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Defense/Attack PUF Library (DA PUF Library)☆51Updated 5 years ago
- Ring Oscillator Physically Unclonable Funtion☆25Updated 4 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- Repository to store all design and testbench files for Senior Design☆19Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Updated 5 years ago
- True Random Number Generator core implemented in Verilog.☆76Updated 4 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated 11 months ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- ☆20Updated 2 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆40Updated 5 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆33Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆23Updated 3 years ago
- A demo system for Ibex including debug support and some peripherals☆76Updated 3 months ago
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 4 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆46Updated 5 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆40Updated 8 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 2 months ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆37Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated 11 months ago
- ☆94Updated last month