eriksargent / PUF-lab
FPGA implementation of a physical unclonable function for authentication
☆32Updated 8 years ago
Alternatives and similar repositories for PUF-lab:
Users that are interested in PUF-lab are comparing it to the libraries listed below
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆22Updated 7 years ago
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- Defense/Attack PUF Library (DA PUF Library)☆49Updated 5 years ago
- Repository to store all design and testbench files for Senior Design☆18Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆25Updated 4 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆16Updated 5 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Tools for PUF analysis☆11Updated 3 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- A list of VHDL codes implementing cryptographic algorithms☆26Updated 3 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 7 months ago
- Custom Coprocessor Interface for VexRiscv☆9Updated 6 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆33Updated 10 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆131Updated 2 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆39Updated 7 years ago
- SHA3 (KECCAK)☆18Updated 10 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆19Updated 7 years ago
- ☆13Updated 10 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆22Updated 8 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- Side-channel analysis setup for OpenTitan☆31Updated last week