eriksargent / PUF-labLinks
FPGA implementation of a physical unclonable function for authentication
☆33Updated 8 years ago
Alternatives and similar repositories for PUF-lab
Users that are interested in PUF-lab are comparing it to the libraries listed below
Sorting:
- Defense/Attack PUF Library (DA PUF Library)☆54Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Updated 8 years ago
- Repository to store all design and testbench files for Senior Design☆22Updated 5 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 6 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Updated 5 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆16Updated 5 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆11Updated 6 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 8 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆36Updated 11 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆41Updated 6 years ago
- ☆21Updated 2 years ago
- Ring Oscillator Physically Unclonable Funtion☆26Updated 4 years ago
- AES加密解密算法的Verilog实现☆67Updated 9 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- True Random Number Generator core implemented in Verilog.☆78Updated 5 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- Implementation of RSA algorithm on FPGA using Verilog☆28Updated 7 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- few python scripts to clone all IP cores from opencores.org☆25Updated last year
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 4 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆47Updated 6 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆32Updated 7 years ago
- A demo system for Ibex including debug support and some peripherals☆85Updated last month
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆24Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆76Updated 6 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆56Updated 7 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆95Updated last year
- BlackParrot on Zynq☆47Updated this week
- opensource crypto IP core☆29Updated 5 years ago