eriksargent / PUF-labLinks
FPGA implementation of a physical unclonable function for authentication
☆33Updated 8 years ago
Alternatives and similar repositories for PUF-lab
Users that are interested in PUF-lab are comparing it to the libraries listed below
Sorting:
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆39Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Repository to store all design and testbench files for Senior Design☆18Updated 5 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 6 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- ☆61Updated 4 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 3 weeks ago
- A demo system for Ibex including debug support and some peripherals☆73Updated last month
- AES hardware engine for Xilinx Zynq platform☆31Updated 3 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Updated 8 months ago
- BlackParrot on Zynq☆43Updated 4 months ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆23Updated 8 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago