eriksargent / PUF-labLinks
FPGA implementation of a physical unclonable function for authentication
☆33Updated 8 years ago
Alternatives and similar repositories for PUF-lab
Users that are interested in PUF-lab are comparing it to the libraries listed below
Sorting:
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- Repository to store all design and testbench files for Senior Design☆17Updated 5 years ago
- Tools for PUF analysis☆11Updated 3 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 9 months ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆132Updated 2 years ago
- Side-channel analysis setup for OpenTitan☆34Updated 3 weeks ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Cryptanalysis of Physically Unclonable Functions☆87Updated 11 months ago
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆26Updated 5 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- SHA3 (KECCAK)☆19Updated 10 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆28Updated this week
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- AES加密解密算法的Verilog实现☆67Updated 9 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆56Updated 2 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆36Updated 3 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- ☆21Updated 11 months ago
- A demo system for Ibex including debug support and some peripherals☆71Updated 2 weeks ago