eriksargent / PUF-labLinks
FPGA implementation of a physical unclonable function for authentication
☆33Updated 8 years ago
Alternatives and similar repositories for PUF-lab
Users that are interested in PUF-lab are comparing it to the libraries listed below
Sorting:
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Updated 5 years ago
- Repository to store all design and testbench files for Senior Design☆19Updated 5 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Ring Oscillator Physically Unclonable Funtion☆24Updated 3 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆33Updated last year
- True Random Number Generator core implemented in Verilog.☆75Updated 4 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 11 months ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆39Updated 5 years ago
- AES加密解密算法的Verilog实现☆66Updated 9 years ago
- few python scripts to clone all IP cores from opencores.org☆24Updated last year
- 4096bit RSA project, with verilog code, python test code, etc☆45Updated 5 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆55Updated 7 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 6 years ago
- ☆20Updated 2 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆40Updated 8 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 2 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆37Updated 4 years ago