eriksargent / PUF-lab
FPGA implementation of a physical unclonable function for authentication
☆32Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for PUF-lab
- Defense/Attack PUF Library (DA PUF Library)☆46Updated 4 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆21Updated 6 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 4 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆14Updated 4 years ago
- Repository to store all design and testbench files for Senior Design☆17Updated 4 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆35Updated 4 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 4 years ago
- Elgamal's over Elliptic Curves☆19Updated 5 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆37Updated 7 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- AES hardware engine for Xilinx Zynq platform☆28Updated 3 years ago
- Ring Oscillator Physically Unclonable Funtion☆18Updated 3 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 9 months ago
- RISC-V instruction set extensions for SM4 block cipher☆18Updated 4 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆29Updated 6 years ago
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 2 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆15Updated 5 years ago
- ☆12Updated 9 years ago
- opensource crypto IP core☆26Updated 4 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆16Updated 2 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆43Updated last year
- VexRiscv reference platforms for the pqriscv project☆15Updated 8 months ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆22Updated 7 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆46Updated 6 years ago
- True Random Number Generator core implemented in Verilog.☆72Updated 4 years ago
- A demo system for Ibex including debug support and some peripherals☆54Updated 2 months ago
- AES加密解密算法的Verilog实现☆60Updated 8 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆17Updated 7 years ago