Tribler / software-based-PUF
The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM
☆90Updated last month
Related projects ⓘ
Alternatives and complementary repositories for software-based-PUF
- FPGA implementation of a physical unclonable function for authentication☆32Updated 7 years ago
- Defense/Attack PUF Library (DA PUF Library)☆46Updated 4 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆21Updated 6 years ago
- Cryptanalysis of Physically Unclonable Functions☆79Updated 4 months ago
- Repository to store all design and testbench files for Senior Design☆17Updated 4 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 2 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆12Updated this week
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆43Updated last year
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- Cryptographic Key Generation from PUF Data☆20Updated 5 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated last year
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 4 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆125Updated 2 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆24Updated last year
- Post-quantum crypto library for the ARM Cortex-M4☆296Updated last week
- ☆10Updated last year
- ARM Cortex-M implementation of NewHope Ring-LWE based Key-exchange☆9Updated 8 years ago
- Side-Channel Analysis Library☆74Updated 2 months ago
- Zcash FPGA acceleration engine☆119Updated 4 years ago
- CryptoCell 312 runtime code☆24Updated 3 years ago
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆82Updated 9 months ago
- Using Test Vector Leakage Assessment methodology to analyze side-channel attacks on hardware implementations of AES-128☆9Updated 3 years ago
- Add support for reading and writing of trace set files (.trs) to Python☆22Updated 5 months ago
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆29Updated 4 months ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- This is a project in which side-channel attacks are researched and developed.☆38Updated 4 years ago
- VHDL Implementation of AES Algorithm☆72Updated 3 years ago
- Python Code and Dataset for different PUFs☆16Updated 3 years ago
- The ML_Attack_XOR_PUF is a Machine Learning-based model for attacking the XOR Physical Unclonable Functions using a small number of chall…☆16Updated 4 years ago