Tribler / software-based-PUFLinks
The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM
☆100Updated 4 months ago
Alternatives and similar repositories for software-based-PUF
Users that are interested in software-based-PUF are comparing it to the libraries listed below
Sorting:
- Defense/Attack PUF Library (DA PUF Library)☆51Updated 5 years ago
- Cryptanalysis of Physically Unclonable Functions☆88Updated last year
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- Side-channel analysis setup for OpenTitan☆37Updated this week
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆27Updated 2 years ago
- XCrypto: a cryptographic ISE for RISC-V☆93Updated 2 years ago
- Fast, constant-time and masked AES assembly implementations for ARM Cortex-M3 and M4☆92Updated last year
- VHDL Implementation of AES Algorithm☆85Updated 4 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 4 years ago
- Side-Channel Analysis Library☆97Updated 3 weeks ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software FIESTA - Fault Injection Evaluation with Statistic…☆40Updated last week
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 9 months ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆34Updated this week
- MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…☆86Updated last year
- Toolbox for advanced differential power analysis of symmetric key cryptographic algorithm implementations☆49Updated 7 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 4 years ago
- A graphical user interface for measuring and performing inter-active analysis of physical unclonable functions (PUFs)☆26Updated 5 years ago
- ☆51Updated last year
- ☆59Updated 4 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated 11 months ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆19Updated 5 years ago
- True Random Number Generator core implemented in Verilog.☆76Updated 4 years ago
- Hardware Design of Ascon☆25Updated 2 weeks ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆62Updated 2 years ago
- This is a project in which side-channel attacks are researched and developed.☆47Updated 5 years ago
- ☆23Updated 5 years ago