easysoc / easysoc-firrtlLinks
Firrtl Syntax highlighting, Code folding and Navigate to corresponding Chisel code
☆9Updated 3 years ago
Alternatives and similar repositories for easysoc-firrtl
Users that are interested in easysoc-firrtl are comparing it to the libraries listed below
Sorting:
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆11Updated 3 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Chisel Fixed-Point Arithmetic Library☆14Updated 5 months ago
- ☆12Updated 4 years ago
- Intel Compiler for SystemC☆23Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 4 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆34Updated last month
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- Equivalence checking with Yosys☆45Updated 2 weeks ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- CMake based hardware build system☆27Updated last week
- ☆56Updated 2 years ago
- Consistency checker for memory subsystem traces☆22Updated 8 years ago
- A configurable SRAM generator☆51Updated last week
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- ☆40Updated 2 weeks ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- The PE for the second generation CGRA (garnet).☆17Updated 2 months ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- ☆13Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ☆17Updated 3 months ago