easysoc / easysoc-firrtl
Firrtl Syntax highlighting, Code folding and Navigate to corresponding Chisel code
☆9Updated 3 years ago
Alternatives and similar repositories for easysoc-firrtl
Users that are interested in easysoc-firrtl are comparing it to the libraries listed below
Sorting:
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- ☆12Updated 3 years ago
- ☆39Updated last year
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 3 years ago
- Fluid Pipelines☆11Updated 7 years ago
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- BSC Development Workstation (BDW)☆28Updated 6 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last week
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆11Updated 3 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆29Updated 4 years ago
- Equivalence checking with Yosys☆42Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆36Updated last week
- Chisel Fixed-Point Arithmetic Library☆14Updated 4 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- The PE for the second generation CGRA (garnet).☆17Updated 3 weeks ago
- Fast PnR toolchain for CGRA☆18Updated 9 months ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆25Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 weeks ago
- ☆14Updated 4 years ago
- ☆19Updated 10 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆41Updated 6 months ago