Lenty / SLiCAP_pythonLinks
Open-source version of SLiCAP, implemented in python
☆37Updated last year
Alternatives and similar repositories for SLiCAP_python
Users that are interested in SLiCAP_python are comparing it to the libraries listed below
Sorting:
- A tiny Python package to parse spice raw data files.☆53Updated 3 years ago
- Verilog-A simulation models☆90Updated 2 months ago
- Hardware Description Library☆88Updated 8 months ago
- A python3 gm/ID starter kit☆58Updated last week
- This repository is for (pre-)release versions of the Revolution EDA.☆57Updated 3 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆63Updated 4 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- ☆83Updated 11 months ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆109Updated last month
- Circuit Automatic Characterization Engine☆51Updated 10 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Updated 5 years ago
- Skywaters 130nm Klayout PDK☆30Updated 11 months ago
- ADMS is a code generator for some of Verilog-A☆103Updated 3 years ago
- BAG framework☆41Updated last year
- Course material for a basic hands-on analog circuit design course with IC emphasis☆170Updated 2 weeks ago
- Custom IC Creator Simulation tools☆20Updated this week
- Files for Advanced Integrated Circuits☆32Updated last week
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Updated 9 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 3 months ago
- Advanced Integrated Circuits 2024☆24Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆26Updated last year
- ☆85Updated 3 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆67Updated last month
- Serial communication link bit error rate tester simulator, written in Python.☆120Updated this week
- ☆19Updated last year
- A set of rules and recommendations for analog and digital circuit designers.☆30Updated last year
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆43Updated last week