Lenty / SLiCAP_pythonLinks
Open-source version of SLiCAP, implemented in python
☆36Updated 10 months ago
Alternatives and similar repositories for SLiCAP_python
Users that are interested in SLiCAP_python are comparing it to the libraries listed below
Sorting:
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Hardware Description Library☆84Updated 5 months ago
- Verilog-A simulation models☆82Updated 2 months ago
- Circuit Automatic Characterization Engine☆51Updated 8 months ago
- A python3 gm/ID starter kit☆53Updated last month
- MOSIS MPW Test Data and SPICE Models Collections☆38Updated 5 years ago
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated last month
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆99Updated 5 months ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆43Updated last week
- Custom IC Creator Simulation tools☆19Updated 4 months ago
- Skywaters 130nm Klayout PDK☆27Updated 8 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆73Updated 6 months ago
- ☆83Updated 8 months ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆24Updated last year
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated last month
- ☆84Updated 2 years ago
- Course material for a basic hands-on analog circuit design course with IC emphasis☆149Updated this week
- Files for Advanced Integrated Circuits☆30Updated 3 weeks ago
- ☆19Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆65Updated last month
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆85Updated 9 months ago
- ☆104Updated last month
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆36Updated 2 months ago
- BAG framework☆41Updated last year
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆161Updated 2 months ago
- ADMS is a code generator for some of Verilog-A☆101Updated 2 years ago