Digital Logic Simulator
☆35May 23, 2021Updated 4 years ago
Alternatives and similar repositories for logic2
Users that are interested in logic2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- D3.js and ELK based schematic visualizer☆119Feb 27, 2024Updated 2 years ago
- An online Verilog IDE based on YosysJS.☆24Jan 7, 2016Updated 10 years ago
- Constrained random stimuli generation for C++ and SystemC☆11Nov 1, 2016Updated 9 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- ☆23Feb 15, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- D3.js based wave (signal) visualizer☆68Aug 19, 2025Updated 8 months ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- Electric Circuits Domain for webGME☆16Mar 30, 2023Updated 3 years ago
- A platform for learning and experimenting with logic circuits☆26Mar 22, 2026Updated last month
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 2 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆54Mar 26, 2016Updated 10 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- RISCV lock-step checker based on Spike☆14Mar 6, 2026Updated last month
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- HTML & Js based VCD viewer☆75Feb 16, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Oct 4, 2023Updated 2 years ago
- Simulate logic circuits in javascript using custom DSL☆23Apr 23, 2024Updated 2 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 2 years ago
- Arithmetic coding algorithm implemented in Node.js, both API and CLI support. 算术编码 npm 包，支持 API 调用和 CLI。☆11Mar 31, 2019Updated 7 years ago
- ☆17Feb 3, 2023Updated 3 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆136Updated this week
- ☆18Sep 2, 2020Updated 5 years ago
- ☆27Mar 17, 2026Updated last month
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- This project is what I did in the freshman year in the university, using arduino and raspberry pi boards to implement a simple mobile car…☆19Oct 29, 2023Updated 2 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- An embedded Rust IDE with an emphasis on a fun and insightful coding experience☆11Sep 23, 2024Updated last year