Alternatives and similar repositories for logic2

Users that are interested in logic2 are comparing it to the libraries listed below

• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆42Updated this week
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated last year
• rdiez / uart_dpi
  DPI module for UART-based console interaction with Verilator simulations
  ☆23Updated 12 years ago
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆20Updated 2 years ago
• epsilon537 / boxlambda
  FPGA based microcomputer sandbox for software and RTL experimentation
  ☆57Updated this week
• schoeberl / wildcat
  An implementation of RISC-V
  ☆33Updated last week
• Kuree / kratos
  Debuggable hardware generator
  ☆69Updated 2 years ago
• HEP-SoC / SoCMake
  CMake based hardware build system
  ☆25Updated this week
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆62Updated last year
• Nic30 / hwtHls
  LLVM based HLS library for HWToolkit (hardware devel. toolkit)
  ☆25Updated last week
• mohamed / fsm2sv
  SystemVerilog FSM generator
  ☆32Updated last year
• vmunoz82 / eda_tools
  A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …
  ☆44Updated last year
• hdl / constraints
  Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards
  ☆44Updated last week
• tilk / yosys2digitaljs
  Export netlists from Yosys to DigitalJS
  ☆50Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆48Updated last month
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆58Updated 6 months ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆34Updated last month
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆27Updated 2 years ago
• mattvenn / flipflop_demo
  Flip flop setup, hold & metastability explorer tool
  ☆34Updated 2 years ago
• IBM / hdl-tools
  Facilitates building open source tools for working with hardware description languages (HDLs)
  ☆63Updated 5 years ago
• USCPOSH / AMS_KGD
  A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
  ☆36Updated 3 years ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆41Updated 2 years ago
• asicsforthemasses / LunaPnR
  LunaPnR is a place and router for integrated circuits
  ☆46Updated 6 months ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆93Updated 9 months ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆60Updated last year
• zeeshanrafique23 / RV32I-Logisim
  RV32I single cycle simulation on open-source software Logisim.
  ☆19Updated 2 years ago
• aignacio / nox
  RISC-V Nox core
  ☆64Updated 2 months ago
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆38Updated last week
• Nic30 / d3-hwschematic
  D3.js and ELK based schematic visualizer
  ☆102Updated last year