Digital Logic Simulator
☆35May 23, 2021Updated 4 years ago
Alternatives and similar repositories for logic2
Users that are interested in logic2 are comparing it to the libraries listed below
Sorting:
- D3.js and ELK based schematic visualizer☆115Feb 27, 2024Updated 2 years ago
- An online Verilog IDE based on YosysJS.☆24Jan 7, 2016Updated 10 years ago
- Constrained random stimuli generation for C++ and SystemC☆11Nov 1, 2016Updated 9 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- ☆22Feb 15, 2023Updated 3 years ago
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 7 months ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 3 years ago
- Electric Circuits Domain for webGME☆16Mar 30, 2023Updated 2 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 weeks ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- HTML & Js based VCD viewer☆73Feb 16, 2026Updated last month
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- RISCV lock-step checker based on Spike☆14Mar 6, 2026Updated 2 weeks ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Oct 4, 2023Updated 2 years ago
- Simulate logic circuits in javascript using custom DSL☆22Apr 23, 2024Updated last year
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Oct 3, 2023Updated 2 years ago
- Arithmetic coding algorithm implemented in Node.js, both API and CLI support. 算术编码 npm 包，支持 API 调用和 CLI。☆11Mar 31, 2019Updated 6 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- ☆17Feb 3, 2023Updated 3 years ago
- ☆25Updated this week
- This project is created and managed by EDA softwares, which contains the breeze quadcopter's component library, footprint library, schema…☆13Dec 15, 2017Updated 8 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 3 years ago
- This project is what I did in the freshman year in the university, using arduino and raspberry pi boards to implement a simple mobile car…☆18Oct 29, 2023Updated 2 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- An embedded Rust IDE with an emphasis on a fun and insightful coding experience☆11Sep 23, 2024Updated last year
- Build your Arduino from scratch - projects☆18Sep 13, 2019Updated 6 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- draws an SVG schematic from a JSON netlist☆774Jan 25, 2024Updated 2 years ago