Digital Logic Simulator
☆34May 23, 2021Updated 4 years ago
Alternatives and similar repositories for logic2
Users that are interested in logic2 are comparing it to the libraries listed below
Sorting:
- D3.js and ELK based schematic visualizer☆115Feb 27, 2024Updated 2 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- An online Verilog IDE based on YosysJS.☆24Jan 7, 2016Updated 10 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- Simulate logic circuits in javascript using custom DSL☆22Apr 23, 2024Updated last year
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 6 months ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- ☆11Jul 1, 2025Updated 8 months ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- CUDA program to find the tallest possible cacti in Minecraft.☆10Jan 1, 2024Updated 2 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 3 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated 11 months ago
- ☆14Jun 18, 2023Updated 2 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- ☆14Jan 3, 2018Updated 8 years ago
- Development of a virtual quadruped robot using OpenAI & Mujoco☆17Feb 15, 2023Updated 3 years ago
- Electric Circuits Domain for webGME☆15Mar 30, 2023Updated 2 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Constrained random stimuli generation for C++ and SystemC☆11Nov 1, 2016Updated 9 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- Code for the NeurIPS 2020 paper Efficient Exact Verification of Binarized Neural Networks☆13Jun 30, 2022Updated 3 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- Qute: a dependency learning QBF solver.☆14Dec 19, 2025Updated 2 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- This project is created and managed by EDA softwares, which contains the breeze quadcopter's component library, footprint library, schema…☆13Dec 15, 2017Updated 8 years ago
- Integration and Supervisory control of Autonomous Robots☆19Updated this week
- ☆15Dec 30, 2025Updated 2 months ago
- ☆15Apr 26, 2021Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Oct 3, 2023Updated 2 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- HTML & Js based VCD viewer☆71Feb 16, 2026Updated last week
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated last year
- ☆17Feb 3, 2023Updated 3 years ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- ☆15Nov 9, 2022Updated 3 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week