Digital Logic Simulator
☆35May 23, 2021Updated 5 years ago
Alternatives and similar repositories for logic2
Users that are interested in logic2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- D3.js and ELK based schematic visualizer☆122May 13, 2026Updated 2 months ago
- An online Verilog IDE based on YosysJS.☆25Jan 7, 2016Updated 10 years ago
- Constrained random stimuli generation for C++ and SystemC☆11Nov 1, 2016Updated 9 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- ☆23Feb 15, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Dec 6, 2023Updated 2 years ago
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated last month
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- Electric Circuits Domain for webGME☆17Mar 30, 2023Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Jul 13, 2026Updated last week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Web-based HDL diagramming tool☆85May 1, 2023Updated 3 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- ☆55Mar 26, 2016Updated 10 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- RISCV lock-step checker based on Spike☆15Mar 6, 2026Updated 4 months ago
- HTML & Js based VCD viewer☆83Feb 16, 2026Updated 5 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Oct 4, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆17Feb 3, 2023Updated 3 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 2 years ago
- Netlist API (and more) for EDA flow development☆149Updated this week
- An embedded Rust IDE with an emphasis on a fun and insightful coding experience☆11Sep 23, 2024Updated last year
- This project is what I did in the freshman year in the university, using arduino and raspberry pi boards to implement a simple mobile car…☆18Oct 29, 2023Updated 2 years ago
- This project is created and managed by EDA softwares, which contains the breeze quadcopter's component library, footprint library, schema…☆13Dec 15, 2017Updated 8 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Game Boy clone for Lattice iCE40 FPGAs☆24Mar 29, 2025Updated last year
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆28Mar 17, 2026Updated 4 months ago
- This is the flight control source code of breeze mini quadcopter, and the suffix none means no real-time operating system used.☆14Dec 17, 2017Updated 8 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- Simulation of Ben Eater's 8 bit computer running in the logic simulator called Digital☆20Dec 11, 2022Updated 3 years ago