vmunoz82 / eda_toolsLinks
A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, netxpnr-ecp5, nextpnr-gowin, Amaranth HDL, Silice and Verilator.
☆48Updated 2 years ago
Alternatives and similar repositories for eda_tools
Users that are interested in eda_tools are comparing it to the libraries listed below
Sorting:
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated last week
- Flip flop setup, hold & metastability explorer tool☆52Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆102Updated last year
- Featherweight RISC-V implementation☆53Updated 4 years ago
- ☆140Updated this week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 7 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- Spen's Official OpenOCD Mirror☆51Updated 11 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Documenting the Lattice ECP5 bit-stream format.☆58Updated 2 years ago
- Demo projects for various Kintex FPGA boards☆65Updated 8 months ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Updated 6 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- ☆91Updated 3 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆59Updated 2 months ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- VCD file (Value Change Dump) command line viewer☆120Updated 3 months ago
- Project X-Ray Database: XC7 Series☆74Updated 4 years ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- Virtual Development Board☆64Updated 4 years ago
- Nitro USB FPGA core☆86Updated last year
- FuseSoC standard core library☆151Updated 2 months ago
- System on Chip toolkit for Amaranth HDL☆98Updated 2 weeks ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆70Updated this week