vmunoz82 / eda_tools
A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, netxpnr-ecp5, nextpnr-gowin, Amaranth HDL, Silice and Verilator.
☆43Updated last year
Alternatives and similar repositories for eda_tools:
Users that are interested in eda_tools are comparing it to the libraries listed below
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Spen's Official OpenOCD Mirror☆49Updated last month
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆91Updated 8 months ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- SoftCPU/SoC engine-V☆54Updated last month
- FPGA based microcomputer sandbox for software and RTL experimentation☆55Updated this week
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- Example of how to get started with olofk/fusesoc.☆17Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated 4 months ago
- Virtual Development Board☆59Updated 3 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆103Updated 9 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆81Updated this week
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated this week
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- ☆78Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Soft-microcontroller implementation of an ARM Cortex-M0☆25Updated 6 years ago
- Solving Sudokus using open source formal verification tools☆16Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆43Updated last year
- Nitro USB FPGA core☆84Updated last year
- I want to learn [n]Migen.☆40Updated 5 years ago