vmunoz82 / eda_tools
A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, netxpnr-ecp5, nextpnr-gowin, Amaranth HDL, Silice and Verilator.
☆43Updated last year
Alternatives and similar repositories for eda_tools:
Users that are interested in eda_tools are comparing it to the libraries listed below
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆77Updated this week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆51Updated 2 weeks ago
- Spen's Official OpenOCD Mirror☆48Updated last week
- Small SERV-based SoC primarily for OpenMPW tapeout☆40Updated 3 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Digital Circuit rendering engine☆37Updated last year
- ☆77Updated last year
- assorted library of utility cores for amaranth HDL☆86Updated 6 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- A pipelined RISC-V processor☆51Updated last year
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Example of how to get started with olofk/fusesoc.☆16Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆99Updated 8 months ago
- SystemVerilog frontend for Yosys☆80Updated this week
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆69Updated 9 months ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Xilinx Unisim Library in Verilog☆75Updated 4 years ago
- Virtual Development Board☆59Updated 3 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆65Updated 6 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Framework Open EDA Gui☆63Updated 3 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago
- Naive Educational RISC V processor☆79Updated 5 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago