vmunoz82 / eda_tools
A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, netxpnr-ecp5, nextpnr-gowin, Amaranth HDL, Silice and Verilator.
☆39Updated last year
Related projects: ⓘ
- A pipelined RISC-V processor☆47Updated 9 months ago
- Featherweight RISC-V implementation☆52Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆77Updated this week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆89Updated last month
- Miscellaneous ULX3S examples (advanced)☆74Updated 10 months ago
- Reusable Verilog 2005 components for FPGA designs☆34Updated last year
- Spen's Official OpenOCD Mirror☆45Updated 6 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆80Updated 6 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆70Updated 2 weeks ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆39Updated 5 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated 2 weeks ago
- Example of how to get started with olofk/fusesoc.☆15Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆84Updated 4 years ago
- Nitro USB FPGA core☆82Updated 6 months ago
- Virtual Development Board☆57Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆49Updated last year
- ☆76Updated 6 months ago
- I want to learn [n]Migen.☆39Updated 4 years ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆63Updated 2 years ago
- Board definitions for Amaranth HDL☆105Updated last month
- Projects published on controlpaths.com and hackster.io☆38Updated 2 years ago
- Naive Educational RISC V processor☆69Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆78Updated 4 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆94Updated 3 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆29Updated 4 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆136Updated 2 years ago
- ☆34Updated last year
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆51Updated 3 years ago