A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, netxpnr-ecp5, nextpnr-gowin, Amaranth HDL, Silice and Verilator.
☆51Jun 14, 2023Updated 3 years ago
Alternatives and similar repositories for eda_tools
Users that are interested in eda_tools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MathLib is a versatile C++ library that provides a wide range of mathematical algorithms and functions, including but not limited to tran…☆10Jun 6, 2023Updated 3 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- Sipeed Tang Nano: Fully Opensource Toolchain for FPGA Synthesis, Place & Route, Simulation and Download/Flash.☆17Jul 26, 2024Updated 2 years ago
- Tools for running FPGA vendor toolchains with Docker☆78Apr 30, 2023Updated 3 years ago
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Easy setup of GoWin FPGA SDK on Linux. A single script (main_launcher) automates all the critical steps and quickly fires up the IDE.☆32Apr 23, 2020Updated 6 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- VHDL related news.☆27Updated this week
- ☆14Mar 27, 2026Updated 7 months ago
- Graded exercises for nMigen (WIP)☆56Dec 25, 2020Updated 5 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Sep 28, 2026Updated last month
- A little tutorial on how to use UVVM (Universal VHDL Verification Methodology).☆12Oct 13, 2021Updated 5 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆46May 25, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆50Feb 26, 2023Updated 3 years ago
- Wide Bandwidth low noise amplifier 20Hz-20MHz 20/40dB☆11Oct 16, 2019Updated 7 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- personal practice☆11Sep 18, 2026Updated last month
- IP-XACT packaging of Pulpino by pulp-platform.org: https://github.com/pulp-platform/pulpino☆11Dec 11, 2019Updated 6 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆80Feb 12, 2026Updated 8 months ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RIFFA (Reusable Integration Framework for FPGA Accelerators) is a framework developed in University of California, San Diego. This projec…☆14Jul 16, 2015Updated 11 years ago
- Dockerfile for ModelSim Version 16 GUI☆16Aug 16, 2021Updated 5 years ago
- A library of IP cores needed for FPGA-based SDR development using RHINO board with SPARTAN-6 xc6slx150t device.☆13Mar 11, 2017Updated 9 years ago
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 5 years ago
- Python scripts that help generating custom Sigasi Project and Libary configuration files☆18Feb 27, 2024Updated 2 years ago
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆114Aug 30, 2023Updated 3 years ago
- SIPEED Tang MEGA 138K with FPGA GOWIN GW5AST-138 SOC (Embedded RISC-V AE350)☆12Mar 12, 2024Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Jun 20, 2022Updated 4 years ago
- Interfacing VHDL and foreign languages with VUnit☆16Feb 20, 2020Updated 6 years ago
- A Lean-embedded framework to verify Verilog modules☆17Oct 6, 2026Updated 3 weeks ago
- Verified Verilog Equivalence checker, written and verified in Coq.☆14Oct 20, 2026Updated 2 weeks ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago