A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, netxpnr-ecp5, nextpnr-gowin, Amaranth HDL, Silice and Verilator.
☆50Jun 14, 2023Updated 2 years ago
Alternatives and similar repositories for eda_tools
Users that are interested in eda_tools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Mar 27, 2026Updated last month
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 3 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆73Feb 12, 2026Updated 2 months ago
- Graded exercises for nMigen (WIP)☆56Dec 25, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 11 months ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Wide Bandwidth low noise amplifier 20Hz-20MHz 20/40dB☆11Oct 16, 2019Updated 6 years ago
- ☆49Feb 26, 2023Updated 3 years ago
- A Sphinx domain providing VHDL language support.☆21Dec 18, 2023Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆25Jan 7, 2016Updated 10 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆66May 29, 2025Updated 11 months ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Jun 20, 2022Updated 3 years ago
- Xilinx Platform cable USB and impact on linux without windrvr by Michael Gernoth☆11Apr 17, 2014Updated 12 years ago
- Template project for LiteX-based SoCs☆22Apr 21, 2026Updated 2 weeks ago
- ☆44Mar 12, 2025Updated last year
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Port of Brian Bennet's NES Emulator for the second generation Panologic thin client☆13Apr 21, 2022Updated 4 years ago
- ☆22Sep 26, 2025Updated 7 months ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Create trimmed docker image that contains only parts of the original file system of an existing docker image while still working.☆14Feb 6, 2019Updated 7 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Oct 11, 2020Updated 5 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- Interface definitions for VHDL-2019.☆35Apr 26, 2026Updated 2 weeks ago
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆16Oct 29, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆145Apr 5, 2022Updated 4 years ago
- Sketches for DesignLab☆16Sep 10, 2017Updated 8 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 2 months ago
- Toolkit for morse code audio generation and training DNNs for automatic morse code recognition☆11Aug 5, 2022Updated 3 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 4 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- a derivative of Lar's Arduino GPSDO☆10Nov 1, 2023Updated 2 years ago