A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, netxpnr-ecp5, nextpnr-gowin, Amaranth HDL, Silice and Verilator.
☆51Jun 14, 2023Updated 3 years ago
Alternatives and similar repositories for eda_tools
Users that are interested in eda_tools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 4 years ago
- ☆14Mar 27, 2026Updated 6 months ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- VHDL related news.☆27Updated this week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆79Feb 12, 2026Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Graded exercises for nMigen (WIP)☆56Dec 25, 2020Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆46May 25, 2025Updated last year
- Wide Bandwidth low noise amplifier 20Hz-20MHz 20/40dB☆11Oct 16, 2019Updated 6 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 5 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- ☆50Feb 26, 2023Updated 3 years ago
- A Sphinx domain providing VHDL language support.☆21Jul 11, 2026Updated 3 months ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- An online Verilog IDE based on YosysJS.☆25Jan 7, 2016Updated 10 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Jun 20, 2022Updated 4 years ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Oct 4, 2026Updated last week
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆67Sep 13, 2026Updated last month
- Xilinx Platform cable USB and impact on linux without windrvr by Michael Gernoth☆14Apr 17, 2014Updated 12 years ago
- Template project for LiteX-based SoCs☆22May 20, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆45Mar 12, 2025Updated last year
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- Coverview☆35Oct 5, 2026Updated last week
- Create trimmed docker image that contains only parts of the original file system of an existing docker image while still working.☆14Feb 6, 2019Updated 7 years ago
- EDA Tools: Altera Quartus 13 Dockerfile☆16Jun 21, 2022Updated 4 years ago
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- Experiments with self-synchronizing LFSR scramblers☆17Oct 11, 2020Updated 6 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆39Aug 12, 2026Updated 2 months ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆16Oct 29, 2021Updated 4 years ago
- VHDL code examples for a digital design course☆25Jan 29, 2020Updated 6 years ago
- ☆147Apr 5, 2022Updated 4 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Oct 1, 2026Updated last week
- Sketches for DesignLab☆16Sep 10, 2017Updated 9 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 5 years ago