A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, netxpnr-ecp5, nextpnr-gowin, Amaranth HDL, Silice and Verilator.
β48Jun 14, 2023Updated 2 years ago
Alternatives and similar repositories for eda_tools
Users that are interested in eda_tools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- β15Mar 27, 2026Updated 3 weeks ago
- Hardware CD/CI and Development Containers π’β11Jul 20, 2022Updated 3 years ago
- VHDL package to provide C-like string formattingβ15May 6, 2022Updated 3 years ago
- VHDL related news.β27Apr 12, 2026Updated last week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a logβ¦β72Feb 12, 2026Updated 2 months ago
- Simple, predictable pricing with DigitalOcean hosting β’ AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Graded exercises for nMigen (WIP)β56Dec 25, 2020Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdlβ45May 25, 2025Updated 10 months ago
- GitHub-based statistics highlighting interesting facts about the HDL industryβ12Jul 6, 2023Updated 2 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.β13Nov 15, 2021Updated 4 years ago
- Wide Bandwidth low noise amplifier 20Hz-20MHz 20/40dBβ11Oct 16, 2019Updated 6 years ago
- β49Feb 26, 2023Updated 3 years ago
- A Sphinx domain providing VHDL language support.β21Dec 18, 2023Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnitβ15Feb 20, 2020Updated 6 years ago
- VHDLproc is a VHDL preprocessorβ24May 12, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits β’ AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-slaβ¦β26Mar 5, 2025Updated last year
- VHDL String Formatting Libraryβ27Apr 27, 2024Updated last year
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOCβ10Apr 12, 2021Updated 5 years ago
- An online Verilog IDE based on YosysJS.β24Jan 7, 2016Updated 10 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.β19Jul 7, 2022Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction setβ66May 29, 2025Updated 10 months ago
- EDA Tools: Xilinx ISE 14.7 Dockerfileβ20Jun 20, 2022Updated 3 years ago
- Xilinx Platform cable USB and impact on linux without windrvr by Michael Gernothβ11Apr 17, 2014Updated 12 years ago
- Template project for LiteX-based SoCsβ22Jan 8, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways β’ AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.