Branch predictor simulation, analysis, and Python compatibility for the 5th Championship Branch Prediction in 2016 (CBP-16)
☆22Mar 9, 2023Updated 3 years ago
Alternatives and similar repositories for CBP-16-Simulation
Users that are interested in CBP-16-Simulation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Branch predictor simulation framework for the Last-Level Branch Predictor☆35Dec 3, 2025Updated 3 months ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆22May 7, 2018Updated 7 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 4 years ago
- Source Code for training and evaluating BranchNet models for branch prediction☆41Dec 1, 2020Updated 5 years ago
- A C version of Branch Predictor Simulator☆17Jul 10, 2024Updated last year
- Implemented gshare, tournament, perceptron branch predictors along with a combination of gshare and tournament☆13Feb 13, 2018Updated 8 years ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 4 years ago
- Championship Branch Prediction 2025☆69May 19, 2025Updated 10 months ago
- IBM Platform-Independent Software Analysis☆14Mar 12, 2018Updated 8 years ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆682Mar 16, 2026Updated last week
- A python parser for decoding arm aarch32 and aarch64 system registers☆25Aug 10, 2023Updated 2 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- Implementation of TAGE Branch Predictor - currently considered state of the art☆53Sep 6, 2014Updated 11 years ago
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆23May 30, 2016Updated 9 years ago
- Implementation of Balanced Graph Partitioning Konstantin" - Andreev and Harald Racke (Authors of the paper) by Ivan Vigorito and Lorenzo …☆14Feb 17, 2023Updated 3 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 2 months ago
- C# port of Google's SwissTable hash map☆17Sep 24, 2022Updated 3 years ago
- Verilog Hdl Format☆31Jun 20, 2025Updated 9 months ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Launch Xilinx Vivado Design Suite using a DCV Remote Desktop on AWS☆16May 12, 2021Updated 4 years ago
- CIS 501: Computer Architecture Fall 2019☆22Apr 21, 2020Updated 5 years ago
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆12Jan 22, 2016Updated 10 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- SYSU-ARCH is a LAB that focuses on the use and extending of simulators.☆10Dec 19, 2022Updated 3 years ago
- Inertial Measurement Unit (IMU) Driver based on on the MPU6050☆10Mar 23, 2020Updated 6 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- Compass Apache TVM is enhanced based on the Apache TVM for wide range of Neural Network (NN) models quick support, optimization and heter…☆20Jan 22, 2026Updated 2 months ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- System-on-Chip Interconnection Network - Simulation Environment (front-end)☆15Oct 5, 2023Updated 2 years ago
- ☆26Mar 14, 2019Updated 7 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆14Apr 23, 2017Updated 8 years ago
- Memory consistency model checking and test generation library.☆15Oct 14, 2016Updated 9 years ago
- UVM candy lover testbench which uses YASA as simulation script☆17Apr 17, 2020Updated 5 years ago
- A generic Janus WebRTC Media Server Docker container☆12Mar 15, 2024Updated 2 years ago
- Use Vitis AI to deploy yolov5 on ZCU104☆42Jan 7, 2025Updated last year
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- A fully themable, old-school HyperCard,VB,Excel inspired RAD in your browser, upgraded for the modern age.☆16May 17, 2022Updated 3 years ago