upenn-acg / cis501Links
CIS 501: Computer Architecture Fall 2019
☆22Updated 5 years ago
Alternatives and similar repositories for cis501
Users that are interested in cis501 are comparing it to the libraries listed below
Sorting:
- Blaze runtime system that support efficient accelerator integration for big data.☆24Updated 8 years ago
- Multikernel OS for manycore systems☆11Updated 3 years ago
- ☆14Updated 7 months ago
- SST Architectural Simulation Components and Libraries☆102Updated last week
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆47Updated last month
- A reading/viewing list about the theory and practice of performance engineering☆31Updated 5 years ago
- ESESC: A Fast Multicore Simulator☆138Updated 3 years ago
- TI TMS570 (ARM Cortex R4) embedded C firmware☆12Updated last year
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆174Updated last week
- LMBench for ARC - based off of tarball from sourceforge, slightly modified for post-processing ease☆34Updated last year
- A flexible event-driven cycle-accurate network simulator☆27Updated 5 years ago
- ☆22Updated last year
- Open Programmable Acceleration Engine☆265Updated 2 months ago
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆205Updated this week
- A parallel, distributed simulator for multicores.☆184Updated 9 years ago
- Graph500 reference implementations☆179Updated 3 years ago
- Byte-Addressable File System☆19Updated 4 years ago
- Memory System Microbenchmarks☆63Updated 2 years ago
- ☆139Updated last month
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆85Updated 6 years ago
- ☆18Updated 3 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆116Updated 3 months ago
- This is the course taught by Prof.John Shen and Prof. Onur Mutlu from CMU☆11Updated 9 years ago
- A guide to reproducing network projects in the classroom.☆17Updated 8 years ago
- ☆48Updated 10 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆137Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆373Updated last year
- Modern Computer Architecture and Organization, published by Packt☆197Updated 2 years ago
- Learning gem5 is a work-in-progress book to help gem5 users get started using gem5.☆188Updated 2 years ago