siavashzk / BranchNet
Source Code for training and evaluating BranchNet models for branch prediction
☆31Updated 4 years ago
Alternatives and similar repositories for BranchNet:
Users that are interested in BranchNet are comparing it to the libraries listed below
- ☆74Updated this week
- Tests for example Rocket Custom Coprocessors☆70Updated 5 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 8 months ago
- ☆91Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆120Updated 3 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆99Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆183Updated 3 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- An integrated CGRA design framework☆86Updated 3 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆180Updated 4 years ago
- The official repository for the gem5 resources sources.☆63Updated last week
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- RiVEC Bencmark Suite☆110Updated 3 months ago
- Unit tests generator for RVV 1.0☆75Updated 3 weeks ago
- cycle accurate Network-on-Chip Simulator☆26Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆85Updated 5 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆126Updated 2 weeks ago
- ☆22Updated 3 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆55Updated last week
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 5 months ago