Chun-Feng / CACTI-6.0
ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write ports, and it can easily get the simulation result (like frequency, power consumption, and area... etc.).
☆15Updated 8 years ago
Related projects: ⓘ
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆47Updated 2 weeks ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆92Updated last year
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆101Updated 6 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆103Updated last year
- gem5 repository to study chiplet-based systems☆63Updated 5 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆102Updated this week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆62Updated last month
- verilog实现TPU中的脉动阵列计算卷积的module☆66Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- An integrated CGRA design framework☆82Updated 9 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆17Updated last year
- ☆55Updated last month
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆42Updated last month
- 关于移植模型至gemmini的文档☆12Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆65Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆77Updated last month
- RTL implementation of Flex-DPE.☆84Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆121Updated 4 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆16Updated 10 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆49Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆62Updated last year
- IC implementation of Systolic Array for TPU☆137Updated 6 months ago
- ☆43Updated 6 months ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆56Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆116Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆50Updated 5 months ago
- ☆83Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago