Arm-China / Compass_Apache_TVMLinks
Compass Apache TVM is enhanced based on the Apache TVM for wide range of Neural Network (NN) models quick support, optimization and heterogeneous execution.
☆20Updated last month
Alternatives and similar repositories for Compass_Apache_TVM
Users that are interested in Compass_Apache_TVM are comparing it to the libraries listed below
Sorting:
- ☆33Updated 2 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- AI-ML-NLP Task Group☆13Updated 2 years ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆24Updated 11 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆89Updated 2 months ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆96Updated last year
- IREE plugin repository for the AMD AIE accelerator☆113Updated last week
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆166Updated this week
- ☆37Updated 3 years ago
- ☆119Updated this week
- This project contains a code generator that produces static C NN inference deployment code targeting tiny micro-controllers (TinyML) as r…☆29Updated 4 years ago
- ☆47Updated 6 years ago
- Learn NVDLA by SOMNIA☆42Updated 5 years ago
- Example for running IREE in a bare-metal Arm environment.☆40Updated 4 months ago
- Sandbox for TVM and playing around!☆22Updated 3 years ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆57Updated last month
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated last week
- News and Paper Collections for Machine Learning Hardware☆22Updated last week
- ☆29Updated 4 years ago
- OpenVINO Intel NPU Compiler☆74Updated last week
- RISCV C and Triton AI-Benchmark☆22Updated last week
- a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]☆35Updated 4 years ago
- ☆61Updated 3 years ago
- Library for modelling performance costs of different Neural Network workloads on NPU devices☆34Updated 3 weeks ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆51Updated this week
- Driver stack (including user space libraries, kernel module and firmware) for the Arm® Ethos™-N NPU☆67Updated 8 months ago
- CSV spreadsheets and other material for AI accelerator survey papers☆183Updated 2 weeks ago
- edge/mobile transformer based Vision DNN inference benchmark☆16Updated 3 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆90Updated 4 months ago
- ☆14Updated 4 years ago