Alternatives and similar repositories for Compass_Apache_TVM

Users that are interested in Compass_Apache_TVM are comparing it to the libraries listed below

• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆32Updated 2 years ago
• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆87Updated 2 years ago
• riscv-admin / ai-ml
  AI-ML-NLP Task Group
  ☆13Updated 2 years ago
• Xilinx / mlir-air
  ☆107Updated last week
• XUANTIE-RV / csi-nn2
  An optimized neural network operator library for chips base on Xuantie CPU.
  ☆93Updated last year
• tum-ei-eda / muriscv-nn
  muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
  ☆86Updated last month
• MingliSun / MLIR-TVM
  ☆13Updated 5 years ago
• tum-ei-eda / utvm_staticrt_codegen
  This project contains a code generator that produces static C NN inference deployment code targeting tiny micro-controllers (TinyML) as r…
  ☆30Updated 4 years ago
• Zhao-Dongyu / sgemm_riscv
  This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…
  ☆24Updated 9 months ago
• Arm-China / Compass_Unified_Parser
  armchina NPU parser
  ☆40Updated 4 months ago
• THU-DSP-LAB / llvm-project
  LLVM OpenCL C compiler suite for ventus GPGPU
  ☆56Updated last week
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆107Updated this week
• riscv / integrated-matrix-extension
  RISC-V Integrated Matrix Development Repository
  ☆17Updated last year
• zeasa / nvdla-compiler
  ☆46Updated 5 years ago
• areuther / ai-accelerators
  CSV spreadsheets and other material for AI accelerator survey papers
  ☆179Updated last year
• space-mit / riscv-ime-extension-spec
  Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…
  ☆67Updated last year
• THU-DSP-LAB / ventus-gpgpu-isa-simulator
  Ventus GPGPU ISA Simulator Based on Spike
  ☆46Updated last week
• areusch / microtvm-blogpost-eval
  ☆29Updated 4 years ago
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆149Updated 7 months ago
• fastmachinelearning / qonnx
  QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX
  ☆161Updated this week
• OpenGPGPU / opengpgpu
  ☆72Updated 11 months ago
• Terapines / AI-Benchmark
  RISCV C and Triton AI-Benchmark
  ☆20Updated 11 months ago
• compiler-dev / llvm-rv
  Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
  ☆43Updated 4 years ago
• Arm-China / Model_zoo
  Zhouyi model zoo
  ☆102Updated 4 months ago
• YingkunZhou / EdgeTransformerBench
  edge/mobile transformer based Vision DNN inference benchmark
  ☆16Updated last month
• ONNC / onnc-tutorial
  ☆60Updated 3 years ago
• plctlab / rvv-benchmark
  PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
  ☆22Updated 4 years ago
• Xilinx / llvm-aie
  Fork of LLVM to support AMD AIEngine processors
  ☆167Updated this week
• JunningWu / AIChip
  Aiming at an AI Chip based on RISC-V and NVDLA.
  ☆20Updated 7 years ago
• accel-sim / gpgpu-sim_distribution
  GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…
  ☆61Updated last week