Arm-China / Compass_Apache_TVM
Compass Apache TVM is enhanced based on the Apache TVM for wide range of Neural Network (NN) models quick support, optimization and heterogeneous execution.
☆12Updated last month
Related projects ⓘ
Alternatives and complementary repositories for Compass_Apache_TVM
- armchina NPU parser☆38Updated last month
- EEMBC's Machine-Learning Inference Benchmark targeted at edge devices.☆46Updated 2 years ago
- Zhouyi model zoo☆93Updated last month
- Driver stack (including user space libraries, kernel module and firmware) for the Arm® Ethos™-N NPU☆60Updated 2 weeks ago
- armchina NPU Integration☆22Updated 7 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 3 years ago
- ☆30Updated 3 years ago
- ☆30Updated last year
- Aiming at an AI Chip based on RISC-V and NVDLA.☆21Updated 6 years ago
- ☆24Updated last year
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆64Updated this week
- Compass Optimizer (OPT for short), is part of the Zhouyi Compass Neural Network Compiler. The OPT is designed for converting the float In…☆24Updated last month
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆38Updated 3 months ago
- Sandbox for TVM and playing around!☆22Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆37Updated 3 weeks ago
- EdgeCortix maintained and extended fork of Apache TVM compiler stack utilized by MERA framework. TVM is an open deep learning compiler st…☆12Updated 11 months ago
- armchina NPU driver☆45Updated last month
- Administrative repository for the Attached Matrix Facility Task Group☆9Updated 11 months ago
- ☆64Updated last month
- ☆58Updated 2 years ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆17Updated 8 months ago
- ☆37Updated 2 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆81Updated last year
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆42Updated 3 years ago
- RISC-V kernel step-by-step implmenetation☆12Updated 5 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆79Updated 8 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆109Updated 3 weeks ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆86Updated 4 months ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆37Updated 5 months ago