Alternatives and similar repositories for Compass_Apache_TVM:

Users that are interested in Compass_Apache_TVM are comparing it to the libraries listed below

• space-mit / riscv-ime-extension-spec
  Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…
  ☆54Updated 7 months ago
• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆29Updated 2 years ago
• Zhao-Dongyu / sgemm_riscv
  This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…
  ☆20Updated 3 months ago
• Arm-China / Compass_Unified_Parser
  armchina NPU parser
  ☆38Updated 2 months ago
• THU-DSP-LAB / llvm-project
  LLVM OpenCL C compiler suite for ventus GPGPU
  ☆44Updated last week
• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆83Updated last year
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆32Updated 3 weeks ago
• JunningWu / AIChip
  Aiming at an AI Chip based on RISC-V and NVDLA.
  ☆20Updated 7 years ago
• riscv-admin / attached-matrix-extension
  Administrative repository for the Attached Matrix Facility Task Group
  ☆10Updated last year
• plctlab / rvv-benchmark
  PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
  ☆21Updated 4 years ago
• MingliSun / MLIR-TVM
  ☆12Updated 5 years ago
• riscv-admin / ai-ml
  AI-ML-NLP Task Group
  ☆13Updated last year
• zeasa / nvdla-compiler
  ☆43Updated 5 years ago
• Xilinx / mlir-air
  ☆90Updated this week
• compiler-dev / llvm-rv
  Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
  ☆43Updated 4 years ago
• tum-ei-eda / utvm_staticrt_codegen
  This project contains a code generator that produces static C NN inference deployment code targeting tiny micro-controllers (TinyML) as r…
  ☆28Updated 3 years ago
• Arm-China / Compass_Integration
  armchina NPU Integration
  ☆22Updated 11 months ago
• XUANTIE-RV / csi-nn2
  An optimized neural network operator library for chips base on Xuantie CPU.
  ☆87Updated 8 months ago
• THU-DSP-LAB / ventus-gpgpu-doc
  documentation for ventus gpgpu
  ☆15Updated last year
• Arm-China / Compass_Optimizer
  Compass Optimizer (OPT for short), is part of the Zhouyi Compass Neural Network Compiler. The OPT is designed for converting the float In…
  ☆26Updated 2 months ago
• tum-ei-eda / muriscv-nn
  muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
  ☆74Updated 2 weeks ago
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆85Updated this week
• tlc-pack / tophub
  tophub autotvm log collections
  ☆70Updated 2 years ago
• riscv / riscv-bfloat16
  ☆33Updated 8 months ago
• LCAI-TIHU / SW
  LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V
  ☆23Updated 2 years ago
• sophgo / tpu_compiler
  cvitek ai compiler base on MLIR
  ☆20Updated 3 years ago
• AXERA-TECH / pulsar2-docs
  The docs repository of Pulsar2 which is AXera's SoC 2rd AI toolchain. Such as AX650A, AX650N
  ☆14Updated last month
• soDLA-publishment / somnia
  Learn NVDLA by SOMNIA
  ☆33Updated 5 years ago
• wehu / c-mlir
  A translator from c to MLIR
  ☆28Updated 3 years ago
• THU-DSP-LAB / ventus-gpgpu-isa-simulator
  Ventus GPGPU ISA Simulator Based on Spike
  ☆42Updated last month