Alternatives and similar repositories for Compass_Apache_TVM

Users that are interested in Compass_Apache_TVM are comparing it to the libraries listed below

• WuDan0399 / Integrate-NVDLA-and-TVM
  ☆33Updated 2 years ago
• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆87Updated 2 years ago
• riscv-admin / ai-ml
  AI-ML-NLP Task Group
  ☆13Updated 2 years ago
• Xilinx / mlir-air
  ☆108Updated last week
• tum-ei-eda / muriscv-nn
  muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
  ☆87Updated 2 weeks ago
• XUANTIE-RV / csi-nn2
  An optimized neural network operator library for chips base on Xuantie CPU.
  ☆95Updated last year
• riscv / integrated-matrix-extension
  RISC-V Integrated Matrix Development Repository
  ☆18Updated last week
• THU-DSP-LAB / llvm-project
  LLVM OpenCL C compiler suite for ventus GPGPU
  ☆57Updated 2 weeks ago
• areuther / ai-accelerators
  CSV spreadsheets and other material for AI accelerator survey papers
  ☆179Updated last year
• tum-ei-eda / utvm_staticrt_codegen
  This project contains a code generator that produces static C NN inference deployment code targeting tiny micro-controllers (TinyML) as r…
  ☆30Updated 4 years ago
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆110Updated this week
• zeasa / nvdla-compiler
  ☆46Updated 5 years ago
• NodLabs / mlir-examples
  a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]
  ☆35Updated 4 years ago
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆157Updated 8 months ago
• THU-DSP-LAB / ventus-gpgpu-isa-simulator
  Ventus GPGPU ISA Simulator Based on Spike
  ☆48Updated 3 weeks ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆39Updated 2 months ago
• YingkunZhou / EdgeTransformerBench
  edge/mobile transformer based Vision DNN inference benchmark
  ☆16Updated last month
• plctlab / rvv-benchmark
  PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
  ☆22Updated 4 years ago
• compiler-dev / llvm-rv
  Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
  ☆43Updated 4 years ago
• SJTU-ACA-Lab / blue-porcelain
  ☆145Updated last year
• Zhao-Dongyu / sgemm_riscv
  This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…
  ☆24Updated 10 months ago
• fastmachinelearning / qonnx
  QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX
  ☆161Updated this week
• AndrewZhaoLuo / TVM-Sandbox
  Sandbox for TVM and playing around!
  ☆22Updated 2 years ago
• MingliSun / MLIR-TVM
  ☆13Updated 5 years ago
• IAMAl / ML-Hardware-Collections
  News and Paper Collections for Machine Learning Hardware
  ☆22Updated last year
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆153Updated 8 months ago
• Arm-China / Model_zoo
  Zhouyi model zoo
  ☆102Updated this week
• UDC-GAC / openCNN
  A Winograd Minimal Filter Implementation in CUDA
  ☆28Updated 4 years ago
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
  ☆50Updated last week
• ONNC / onnc-tutorial
  ☆60Updated 3 years ago