1391074994 / Verilog-Hdl-Format
Verilog Hdl Format
☆14Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for Verilog-Hdl-Format
- ☆60Updated 3 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆54Updated last year
- AXI协议规范中文翻译版☆132Updated 2 years ago
- 在vscode上的数字设计开发插件☆327Updated last year
- ☆76Updated 2 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆62Updated 2 years ago
- ☆137Updated 2 weeks ago
- ☆43Updated 4 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆99Updated 2 years ago
- ☆63Updated 2 years ago
- ☆119Updated 2 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆116Updated last month
- upgrade to e203 (a risc-v core)☆37Updated 4 years ago
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆24Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 5 months ago
- ☆58Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆129Updated 5 months ago
- ☆36Updated 2 years ago
- ☆62Updated 3 months ago
- 一生一芯CPU/目前做到总线之前/主要考虑ASIC DV☆12Updated this week
- CPU Design Based on RISCV ISA☆76Updated 5 months ago
- 5 stage pipeline, single cycle risc-V implementation☆16Updated 8 months ago
- 一生一芯的信息发布和内容网站☆123Updated last year
- ☆20Updated 11 months ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆31Updated 3 months ago
- ☆211Updated 3 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆107Updated 2 years ago
- ☆16Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆46Updated 2 years ago
- ☆52Updated last year