1391074994 / Verilog-Hdl-FormatLinks
Verilog Hdl Format
☆24Updated last month
Alternatives and similar repositories for Verilog-Hdl-Format
Users that are interested in Verilog-Hdl-Format are comparing it to the libraries listed below
Sorting:
- 在vscode上的数字设计开发插件☆384Updated 2 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- AXI协议规范中文翻译版☆159Updated 3 years ago
- ☆53Updated this week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- ☆30Updated last month
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆237Updated last year
- 基于FPGA的三速以太网UDP协议栈设计☆27Updated last year
- This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…☆69Updated 3 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆48Updated last year
- CPU Design Based on RISCV ISA☆118Updated last year
- ☆65Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- ☆148Updated 3 weeks ago
- ☆222Updated 4 years ago
- 使用 VSCode 舒适地开发 Verilog☆34Updated 5 years ago
- ☆71Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- ☆68Updated 9 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆160Updated last year
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- Vivado诸多IP，包括图像处理等☆222Updated last year
- OpenXuantie - OpenE902 Core☆153Updated last year
- ☆66Updated last year
- ☆86Updated 3 months ago
- FPGA实现各种小游戏， 学习并快乐着☆75Updated 3 years ago
- 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等☆107Updated last week
- Cortex M0 based SoC☆74Updated 3 years ago
- ☆78Updated 3 months ago