1391074994 / Verilog-Hdl-FormatView external linksLinks
Verilog Hdl Format
☆30Jun 20, 2025Updated 7 months ago
Alternatives and similar repositories for Verilog-Hdl-Format
Users that are interested in Verilog-Hdl-Format are comparing it to the libraries listed below
Sorting:
- SystemVerilog/Verilog support for vscode using Ctags☆37Sep 19, 2025Updated 4 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- ☆30Jan 23, 2025Updated last year
- ☆12Aug 12, 2022Updated 3 years ago
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- MicroBoot在单片机上的例子☆13Apr 25, 2025Updated 9 months ago
- Demo FreeRTOS project targeting stm32 with LCD☆12May 6, 2014Updated 11 years ago
- Works for Applied Deep Learning / Machine Learning and Having It Deep and Structured (2017 FALL) @ NTU☆11Aug 14, 2018Updated 7 years ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Aug 17, 2019Updated 6 years ago
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 5 months ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆14Feb 26, 2025Updated 11 months ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- ☆13May 8, 2025Updated 9 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆11Jan 17, 2024Updated 2 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- Digital system design: Training lessons and exercise projects for students☆11May 12, 2023Updated 2 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- SystemVerilog implemention of the TAGE branch predictor☆13May 26, 2021Updated 4 years ago
- A Python program that uses image recognition to play the mini game Wanted.☆13Oct 23, 2022Updated 3 years ago
- All You Need to Know About QDMA☆17Jun 30, 2023Updated 2 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 2 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- A virtio layer for xv6☆12Apr 16, 2019Updated 6 years ago
- Architect's workbench☆10May 5, 2016Updated 9 years ago
- SleepPanda, a caring sleep manager☆10May 5, 2023Updated 2 years ago
- ☆16Jan 18, 2025Updated last year
- Simple PyTorch profiler that combines DeepSpeed Flops Profiler and TorchInfo☆11Feb 12, 2023Updated 3 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆24Updated this week
- 智能 水表上位机控制软件及较表工具☆13Aug 11, 2017Updated 8 years ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated last year
- ☆15Dec 17, 2025Updated last month
- ☆12Updated this week
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Sifive All Aboard 系列文章翻译☆11Nov 26, 2021Updated 4 years ago