1391074994 / Verilog-Hdl-Format
Verilog Hdl Format
☆18Updated 7 months ago
Alternatives and similar repositories for Verilog-Hdl-Format:
Users that are interested in Verilog-Hdl-Format are comparing it to the libraries listed below
- ☆61Updated 5 months ago
- ☆78Updated last month
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆57Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 8 months ago
- Pick your favorite language to verify your chip.☆37Updated 2 weeks ago
- AXI协议规范中文翻译版☆137Updated 2 years ago
- ☆63Updated 2 years ago
- ☆49Updated last month
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆47Updated 2 years ago
- CPU Design Based on RISCV ISA☆84Updated 7 months ago
- upgrade to e203 (a risc-v core)☆39Updated 4 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆101Updated 2 years ago
- ☆54Updated last year
- a framework for building hardware verification platform using software method☆14Updated this week
- 一生一芯的信息发布和内容网站☆125Updated last year
- A small SoC with a pipeline 32-bit RISC-V CPU.☆62Updated 2 years ago
- ☆129Updated 5 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆27Updated 9 months ago
- ☆60Updated 4 years ago
- ☆39Updated 2 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 10 months ago
- ☆78Updated 2 weeks ago
- ☆17Updated last year
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆25Updated 2 years ago
- ☆31Updated last year
- ☆76Updated 3 weeks ago
- ☆36Updated 6 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆129Updated 7 months ago
- OpenSource HummingBird RISC-V Software Development Kit☆150Updated last year