RoyanTuscano / -TAGE-based-Predictor-Verilog-CodeLinks
Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud
☆21Updated 7 years ago
Alternatives and similar repositories for -TAGE-based-Predictor-Verilog-Code
Users that are interested in -TAGE-based-Predictor-Verilog-Code are comparing it to the libraries listed below
Sorting:
- ☆106Updated this week
- SystemVerilog implemention of the TAGE branch predictor☆13Updated 4 years ago
- A Study of the SiFive Inclusive L2 Cache☆67Updated last year
- ☆88Updated 3 weeks ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- ☆83Updated 6 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- ☆30Updated 2 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆67Updated 8 months ago
- 关于移植模型至gemmini的文档☆30Updated 3 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- ☆67Updated last year
- Pick your favorite language to verify your chip.☆70Updated last week
- Unit tests generator for RVV 1.0☆92Updated last month
- data preprocessing scripts for gem5 output☆19Updated 5 months ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- some knowleage about SystemC/TLM etc.☆26Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆181Updated last year
- Modern co-simulation framework for RISC-V CPUs☆159Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- ☆65Updated 2 years ago
- gem5 FS模式实验手册☆44Updated 2 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆15Updated 3 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆309Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 6 months ago