Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud
☆22May 7, 2018Updated 8 years ago
Alternatives and similar repositories for -TAGE-based-Predictor-Verilog-Code
Users that are interested in -TAGE-based-Predictor-Verilog-Code are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog implemention of the TAGE branch predictor☆15May 26, 2021Updated 5 years ago
- ☆10Jan 30, 2019Updated 7 years ago
- Branch predictor simulation, analysis, and Python compatibility for the 5th Championship Branch Prediction in 2016 (CBP-16)☆22Mar 9, 2023Updated 3 years ago
- Implemented gshare, tournament, perceptron branch predictors along with a combination of gshare and tournament☆13Feb 13, 2018Updated 8 years ago
- Source Code for training and evaluating BranchNet models for branch prediction☆40Dec 1, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14Nov 27, 2021Updated 4 years ago
- Course project of UCSD CSE-240A Computer Architecture☆20Jul 8, 2017Updated 9 years ago
- A RISC-V multi-core asynchronous operating system☆10Aug 20, 2023Updated 3 years ago
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 4 years ago
- ☆19Nov 6, 2024Updated last year
- ☆19May 6, 2025Updated last year
- ☆10Sep 8, 2023Updated 3 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 5 years ago
- Python script to manage Questa/Modelsim simulations☆14Jan 2, 2014Updated 12 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An official code of Densely-packed Object Detection via Hard Negative-Aware Anchor Attention in WACV2022☆12Jan 6, 2022Updated 4 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆26Nov 21, 2020Updated 5 years ago
- ☆57May 28, 2023Updated 3 years ago
- [READ ONLY] Subtree split of the siyuan-packages-monorepo (see https://github.com/Zuoqiu-Yingyi/siyuan-packages-monorepo)☆12Oct 1, 2026Updated last month
- ☆12Jun 20, 2023Updated 3 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆18Mar 22, 2017Updated 9 years ago
- ☆24Apr 10, 2022Updated 4 years ago
- [TACO 2024] A hardware prefetching framework employing Tyche, a hardware prefetcher designed for indirect memory access patterns.☆25Apr 15, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FrontEnd Reverse-engineering Toolkit - CPU frontend uarch research framework☆14Updated this week
- Port of Adafruit's si5351 driver to STM32 HAL☆11Jan 24, 2017Updated 9 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆20Sep 28, 2026Updated last month
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- verilog code to run a 16 bit video card☆14Mar 31, 2026Updated 7 months ago
- This is the course taught by Prof.John Shen and Prof. Onur Mutlu from CMU☆12May 13, 2016Updated 10 years ago
- ☆11Aug 11, 2025Updated last year
- A cloud-native, distributed uptime monitor written in Go☆15Mar 7, 2023Updated 3 years ago
- An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.☆11Feb 12, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- Championship Branch Prediction 2025☆77May 19, 2025Updated last year
- Phoenix is a direct hub between storage and xPU — plug in any accelerator (GPU/NPU) or AI app and stream data straight to the chip.☆29Updated this week
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 6 years ago
- Verilog implementation of 16-bit multi-cycle RISC15 processor design☆16Nov 4, 2015Updated 10 years ago