Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud
☆22May 7, 2018Updated 7 years ago
Alternatives and similar repositories for -TAGE-based-Predictor-Verilog-Code
Users that are interested in -TAGE-based-Predictor-Verilog-Code are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 4 years ago
- Branch predictor simulation, analysis, and Python compatibility for the 5th Championship Branch Prediction in 2016 (CBP-16)☆22Mar 9, 2023Updated 3 years ago
- Implementation of TAGE Branch Predictor - currently considered state of the art☆53Sep 6, 2014Updated 11 years ago
- Source Code for training and evaluating BranchNet models for branch prediction☆41Dec 1, 2020Updated 5 years ago
- ☆12Nov 27, 2021Updated 4 years ago
- Course project of UCSD CSE-240A Computer Architecture☆18Jul 8, 2017Updated 8 years ago
- Implemented gshare, tournament, perceptron branch predictors along with a combination of gshare and tournament☆13Feb 13, 2018Updated 8 years ago
- Branch predictor simulation framework for the Last-Level Branch Predictor☆35Dec 3, 2025Updated 3 months ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- ☆17May 6, 2025Updated 10 months ago
- This project will explore how to build a binarized neural network. Take MNIST and traffic signs recognition for example. The code is base…☆12Mar 22, 2020Updated 6 years ago
- A repository of tools for verifying constant-timeness☆19Feb 4, 2026Updated last month
- ☆18Nov 6, 2024Updated last year
- An official code of Densely-packed Object Detection via Hard Negative-Aware Anchor Attention in WACV2022☆12Jan 6, 2022Updated 4 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 4 years ago
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- Web-based RISC-V superscalar simulator☆20Mar 23, 2025Updated last year
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 10 months ago
- Championship Branch Prediction 2025☆69May 19, 2025Updated 10 months ago
- [READ ONLY] Subtree split of the siyuan-packages-monorepo (see https://github.com/Zuoqiu-Yingyi/siyuan-packages-monorepo)☆12Jan 23, 2024Updated 2 years ago
- Verilog Hdl Format☆31Jun 20, 2025Updated 9 months ago
- [TACO 2024] A hardware prefetching framework employing Tyche, a hardware prefetcher designed for indirect memory access patterns.☆25Apr 15, 2024Updated last year
- Verilog implementation of 16-bit multi-cycle RISC15 processor design☆16Nov 4, 2015Updated 10 years ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Jan 12, 2023Updated 3 years ago
- ☆129Mar 17, 2026Updated last week
- a lock free chase-lev deque for zig☆17Apr 14, 2020Updated 5 years ago
- A cloud-native, distributed uptime monitor written in Go☆15Mar 7, 2023Updated 3 years ago
- Poker Hand Detection Using Yolov8☆15Feb 26, 2023Updated 3 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.☆11Feb 12, 2023Updated 3 years ago
- SYSU-ARCH is a LAB that focuses on the use and extending of simulators.☆10Dec 19, 2022Updated 3 years ago
- gem5 FS模式实验手册☆45Mar 8, 2023Updated 3 years ago
- Collection of PhD Advice Links☆20Oct 14, 2022Updated 3 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- 2024年电赛工程模板：基于正点原子F407ZGT6开发板 使用HAL库开发 内置多外设驱动和往年题用到的算法☆14Jul 28, 2024Updated last year
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- ☆16Jan 14, 2022Updated 4 years ago