RoyanTuscano / -TAGE-based-Predictor-Verilog-CodeLinks
Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud
☆20Updated 7 years ago
Alternatives and similar repositories for -TAGE-based-Predictor-Verilog-Code
Users that are interested in -TAGE-based-Predictor-Verilog-Code are comparing it to the libraries listed below
Sorting:
- ☆86Updated this week
- ☆86Updated last month
- SystemVerilog implemention of the TAGE branch predictor☆12Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆101Updated 3 months ago
- Documentation for XiangShan Design☆26Updated last week
- A Study of the SiFive Inclusive L2 Cache☆64Updated last year
- ☆64Updated last month
- A RISC-V RV32I ISA Single Cycle CPU☆23Updated 2 weeks ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Advanced Architecture Labs with CVA6☆61Updated last year
- some knowleage about SystemC/TLM etc.☆24Updated last year
- ☆159Updated last month
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- data preprocessing scripts for gem5 output☆18Updated last week
- ☆66Updated 10 months ago
- ☆64Updated 2 years ago
- An integrated CGRA design framework☆89Updated 2 months ago
- ☆67Updated 3 months ago
- Open-source high-performance RISC-V processor☆29Updated 3 weeks ago
- ☆21Updated 2 months ago
- Pick your favorite language to verify your chip.☆49Updated last week
- eyeriss-chisel3☆40Updated 3 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆14Updated 2 years ago