Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud
☆23May 7, 2018Updated 8 years ago
Alternatives and similar repositories for -TAGE-based-Predictor-Verilog-Code
Users that are interested in -TAGE-based-Predictor-Verilog-Code are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 5 years ago
- Branch predictor simulation, analysis, and Python compatibility for the 5th Championship Branch Prediction in 2016 (CBP-16)☆22Mar 9, 2023Updated 3 years ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 8 years ago
- Source Code for training and evaluating BranchNet models for branch prediction☆41Dec 1, 2020Updated 5 years ago
- ☆13Nov 27, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implemented gshare, tournament, perceptron branch predictors along with a combination of gshare and tournament☆13Feb 13, 2018Updated 8 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆17Apr 26, 2026Updated 3 weeks ago
- ☆19Nov 6, 2024Updated last year
- An official code of Densely-packed Object Detection via Hard Negative-Aware Anchor Attention in WACV2022☆12Jan 6, 2022Updated 4 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 5 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆23Nov 21, 2020Updated 5 years ago
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- [READ ONLY] Subtree split of the siyuan-packages-monorepo (see https://github.com/Zuoqiu-Yingyi/siyuan-packages-monorepo)☆12Jan 23, 2024Updated 2 years ago
- Verilog Hdl Format☆35Jun 20, 2025Updated 11 months ago
- [TACO 2024] A hardware prefetching framework employing Tyche, a hardware prefetcher designed for indirect memory access patterns.☆25Apr 15, 2024Updated 2 years ago
- ☆24Apr 10, 2022Updated 4 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- parse device tree blobs☆18Apr 16, 2026Updated last month
- a lock free chase-lev deque for zig☆18Apr 14, 2020Updated 6 years ago
- Poker Hand Detection Using Yolov8☆15Feb 26, 2023Updated 3 years ago
- ☆141May 18, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.☆11Feb 12, 2023Updated 3 years ago
- SYSU-ARCH is a LAB that focuses on the use and extending of simulators.☆10Dec 19, 2022Updated 3 years ago
- gem5 FS模式实验手册☆46Mar 8, 2023Updated 3 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 6 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- DaCH: dataflow cache for high-level synthesis.☆20Jul 27, 2023Updated 2 years ago
- An IPKVM board for OrangePi Zero.☆12Dec 1, 2022Updated 3 years ago
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆33Apr 9, 2026Updated last month
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆720May 2, 2026Updated 3 weeks ago
- Source code repo for UVM Tutorial for Candy Lovers☆14Apr 23, 2017Updated 9 years ago
- 2024年电赛工程模板：基于正点原子F407ZGT6开发板 使用HAL库开发 内置多外设驱动和往年题用到的算法☆14Jul 28, 2024Updated last year
- Small Projects Of HTML, CSS and Javascript☆19Sep 3, 2023Updated 2 years ago