Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud
☆22May 7, 2018Updated 8 years ago
Alternatives and similar repositories for -TAGE-based-Predictor-Verilog-Code
Users that are interested in -TAGE-based-Predictor-Verilog-Code are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 5 years ago
- Branch predictor simulation, analysis, and Python compatibility for the 5th Championship Branch Prediction in 2016 (CBP-16)☆22Mar 9, 2023Updated 3 years ago
- Implementation of TAGE Branch Predictor - currently considered state of the art☆57Sep 6, 2014Updated 11 years ago
- Source Code for training and evaluating BranchNet models for branch prediction☆40Dec 1, 2020Updated 5 years ago
- Implemented gshare, tournament, perceptron branch predictors along with a combination of gshare and tournament☆13Feb 13, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Nov 27, 2021Updated 4 years ago
- Course project of UCSD CSE-240A Computer Architecture☆20Jul 8, 2017Updated 9 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- This project will explore how to build a binarized neural network. Take MNIST and traffic signs recognition for example. The code is base…☆12Mar 22, 2020Updated 6 years ago
- ☆19Nov 6, 2024Updated last year
- Branch predictor simulation framework for the Last-Level Branch Predictor☆38Dec 3, 2025Updated 8 months ago
- A repository of tools for verifying constant-timeness☆19Feb 4, 2026Updated 6 months ago
- An official code of Densely-packed Object Detection via Hard Negative-Aware Anchor Attention in WACV2022☆12Jan 6, 2022Updated 4 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆25Nov 21, 2020Updated 5 years ago
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- [READ ONLY] Subtree split of the siyuan-packages-monorepo (see https://github.com/Zuoqiu-Yingyi/siyuan-packages-monorepo)☆12Aug 5, 2026Updated last week
- ☆24Apr 10, 2022Updated 4 years ago
- Rain: Transiently Leaking Data from Public Clouds Using Old Vulnerabilities☆19Oct 16, 2025Updated 9 months ago
- [TACO 2024] A hardware prefetching framework employing Tyche, a hardware prefetcher designed for indirect memory access patterns.☆25Apr 15, 2024Updated 2 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆18Jul 22, 2026Updated 3 weeks ago
- Port of Adafruit's si5351 driver to STM32 HAL☆10Jan 24, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- parse device tree blobs☆18Apr 16, 2026Updated 3 months ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Jan 12, 2023Updated 3 years ago
- An unnecessarily tiny and minimal implementation of GPT-2 in NumPy.☆11Feb 12, 2023Updated 3 years ago
- Verilog implementation of 16-bit multi-cycle RISC15 processor design