dhschall / LLBPLinks
Branch predictor simulation framework for the Last-Level Branch Predictor
☆27Updated last year
Alternatives and similar repositories for LLBP
Users that are interested in LLBP are comparing it to the libraries listed below
Sorting:
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- ☆101Updated last year
- ☆60Updated 7 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆37Updated 10 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆75Updated last month
- ☆48Updated 2 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆97Updated 5 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆29Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆76Updated 7 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆68Updated 3 weeks ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆32Updated 11 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆65Updated 10 months ago
- ☆19Updated 6 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆72Updated 6 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆45Updated 4 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆41Updated 4 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆53Updated 2 months ago
- gem5 repository to study chiplet-based systems☆82Updated 6 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆18Updated 6 months ago
- The Sniper Multi-Core Simulator☆152Updated last week
- Development repository for Fetch Directed Instruction Prefetching (FDP) in gem5☆26Updated this week
- ☆26Updated 2 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆80Updated last month