Branch predictor simulation framework for the Last-Level Branch Predictor
☆35Dec 3, 2025Updated 3 months ago
Alternatives and similar repositories for LLBP
Users that are interested in LLBP are comparing it to the libraries listed below
Sorting:
- Branch predictor simulation, analysis, and Python compatibility for the 5th Championship Branch Prediction in 2016 (CBP-16)☆21Mar 9, 2023Updated 3 years ago
- ☆33Updated this week
- Development repository for Fetch Directed Instruction Prefetching (FDP) in gem5☆29Mar 14, 2026Updated last week
- ☆24Apr 10, 2022Updated 3 years ago
- Championship Branch Prediction 2025☆69May 19, 2025Updated 10 months ago
- A parser for PTX 6.5☆13Jun 19, 2023Updated 2 years ago
- ☆33Apr 8, 2020Updated 5 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆77Feb 21, 2026Updated 3 weeks ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated last year
- SYSU-ARCH is a LAB that focuses on the use and extending of simulators.☆10Dec 19, 2022Updated 3 years ago
- ☆17Mar 26, 2025Updated 11 months ago
- The OpenPiton Platform☆17Aug 14, 2024Updated last year
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆22May 7, 2018Updated 7 years ago
- [TACO 2024] A hardware prefetching framework employing Tyche, a hardware prefetcher designed for indirect memory access patterns.☆25Apr 15, 2024Updated last year
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆24Feb 21, 2026Updated last month
- 替代spec官方的runspec脚本，可以运行在spec的命令前加上前缀命令，用于收集各种信息☆14Mar 1, 2026Updated 2 weeks ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 4 years ago
- A flexible, high-performance, user-friendly computer architecture simulator engine☆100Updated this week
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆83Sep 8, 2025Updated 6 months ago
- Heterogeneous simulator for DECADES Project☆32May 23, 2024Updated last year
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆83Feb 15, 2026Updated last month
- ☆12Jun 22, 2023Updated 2 years ago
- [ICCAD 2025] Squant☆15Jul 3, 2025Updated 8 months ago
- Microarchitecture diagrams of several CPUs☆47Mar 14, 2026Updated last week
- Program synthesis tools and utilities for LLVM.☆20Jul 6, 2023Updated 2 years ago
- ☆10Mar 3, 2024Updated 2 years ago
- [ICLR25] STBLLM: Breaking the 1-Bit Barrier with Structured Binary LLMs☆18Jun 3, 2025Updated 9 months ago
- Learning-Recurrent-Binary-Ternary-Weights☆13Dec 4, 2018Updated 7 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- ☆34Nov 6, 2024Updated last year
- Automatically exported from code.google.com/p/tpzsimul☆14Jul 7, 2015Updated 10 years ago
- This is the canonical git mirror of the LLVM subversion repository. The repository does not accept github pull requests at this moment. P…☆11Oct 23, 2019Updated 6 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- MICRO 2023 Evaluation Artifact for TeAAL☆10Oct 26, 2023Updated 2 years ago
- Greasy is a tool designed to make easier the deployment of embarrassingly parallel simulations in any environment.☆13Oct 21, 2022Updated 3 years ago
- Binary Ninja Plugin for RISC-V☆14Nov 29, 2023Updated 2 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆16Apr 12, 2024Updated last year
- Fibertree emulator☆17Nov 4, 2024Updated last year