AntonMause / rv16pocLinks
16 bit RISC-V proof of concept
☆24Updated 8 months ago
Alternatives and similar repositories for rv16poc
Users that are interested in rv16poc are comparing it to the libraries listed below
Sorting:
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated this week
- A bit-serial CPU☆19Updated 5 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Yosys Plugins☆21Updated 5 years ago
- mystorm sram test☆27Updated 7 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- ☆26Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 10 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆21Updated 3 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- ☆13Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year
- Use ECP5 JTAG port to interact with user design☆28Updated 3 years ago