AntonMause / rv16pocLinks
16 bit RISC-V proof of concept
☆24Updated 2 months ago
Alternatives and similar repositories for rv16poc
Users that are interested in rv16poc are comparing it to the libraries listed below
Sorting:
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 6 months ago
- A very simple RISC-V ISA emulator.☆38Updated 5 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆56Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated last week
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆59Updated 2 years ago
- Mostly AVR compatible FPGA soft-core☆28Updated 4 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated last year
- Tiny tips for Colorlight i5 FPGA board☆59Updated 4 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆38Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- simple wishbone client to read buttons and write leds☆19Updated 2 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- Translation of Anlogic's FPGA datasheet, manual etc. to English.☆56Updated 6 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆65Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- ☆54Updated 8 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆26Updated last month
- Utilities for working with a Wishbone bus in an embedded device☆47Updated 3 months ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆23Updated 3 years ago
- ☆27Updated 6 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆54Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago