AntonMause / rv16pocView external linksLinks
16 bit RISC-V proof of concept
☆25Jan 5, 2026Updated last month
Alternatives and similar repositories for rv16poc
Users that are interested in rv16poc are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆59Feb 1, 2026Updated 2 weeks ago
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆17Mar 24, 2024Updated last year
- ☆16Mar 18, 2024Updated last year
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 2 years ago
- A LVGL porting for Cortex-M55 running on an Arm official FPGA prototyping development board called MPS3 (AN547), see Figure 1. It is also…☆20Oct 14, 2025Updated 4 months ago
- riscv uclinux☆15Aug 9, 2019Updated 6 years ago
- ☆20May 8, 2025Updated 9 months ago
- GRX 3 Graphics Library☆20Sep 24, 2020Updated 5 years ago
- Open-source HDMI/DVI transmitter for the Gowin GW1NSR-powered Tang Nano 4K☆24Sep 8, 2022Updated 3 years ago
- Soft USB for LiteX☆50Oct 6, 2025Updated 4 months ago
- SERV RISC-V sample for Tang Nano FPGA board☆19Dec 17, 2019Updated 6 years ago
- A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.☆20Apr 4, 2024Updated last year
- RISC-V(RV32IM) emulator with support for syscalls.☆30Oct 4, 2023Updated 2 years ago
- Doom classic port to lightweight RISC‑V☆107Jul 25, 2022Updated 3 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆39Feb 18, 2024Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 2 years ago
- A Motorola 68000 Emulator written in Go☆33May 10, 2018Updated 7 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Aug 27, 2024Updated last year
- RV-Link: In application debugger for RISC-V micro-controllers, RISC-V emulator, running on RISC-V development boards (e.g. Sipeed Longan …☆31Feb 10, 2021Updated 5 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 3 weeks ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129May 16, 2025Updated 8 months ago
- uSD File system based on ELM-CHaN generic FAT system☆29Oct 23, 2023Updated 2 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆54Jun 6, 2025Updated 8 months ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆153Mar 22, 2025Updated 10 months ago
- npm801☆15Jun 29, 2018Updated 7 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆57Updated this week
- Linux capable RISC-V SoC designed to be readable and useful.☆158Dec 19, 2025Updated last month
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 6 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Jul 2, 2023Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- A ROS Client Library targeted at microcontrollers that will connect to the ROS network using DDS-XRCE.☆13Nov 7, 2018Updated 7 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆12Jan 7, 2023Updated 3 years ago
- OLED SSD1306 compact lib with and without buffer, I2C TWI or bit-banging. Written in C, modular include files, compatible with Arduino, b…☆11Mar 28, 2019Updated 6 years ago