AntonMause / rv16poc
16 bit RISC-V proof of concept
☆18Updated last month
Related projects ⓘ
Alternatives and complementary repositories for rv16poc
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆22Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- mystorm sram test☆26Updated 7 years ago
- ☆50Updated 7 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated last week
- A very simple RISC-V ISA emulator.☆35Updated 3 years ago
- Minimal microprocessor☆19Updated 7 years ago
- Open Processor Architecture☆26Updated 8 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- Mini CPU design with JTAG UART support☆18Updated 3 years ago
- Simplified environment for litex☆13Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- A configurable USB 2.0 device core☆30Updated 4 years ago
- GROM-8 CPU☆19Updated 6 years ago
- ☆25Updated 4 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- simple wishbone client to read buttons and write leds☆17Updated 11 months ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆30Updated 13 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆40Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆47Updated last week
- Wishbone interconnect utilities☆36Updated 5 months ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago