AntonMause / rv16pocLinks
16 bit RISC-V proof of concept
☆24Updated last year
Alternatives and similar repositories for rv16poc
Users that are interested in rv16poc are comparing it to the libraries listed below
Sorting:
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆62Updated 3 months ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated 10 months ago
- ☆53Updated 8 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Minimal microprocessor☆21Updated 8 years ago
- ☆27Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆70Updated 4 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 5 months ago
- Tools and Examples for IcoBoard☆81Updated 4 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Mostly AVR compatible FPGA soft-core☆28Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated 2 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago