AntonMause / rv16pocLinks
16 bit RISC-V proof of concept
☆25Updated 3 weeks ago
Alternatives and similar repositories for rv16poc
Users that are interested in rv16poc are comparing it to the libraries listed below
Sorting:
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- A very simple RISC-V ISA emulator.☆39Updated 5 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 8 months ago
- ☆54Updated 8 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆63Updated 4 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆39Updated last year
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- ☆27Updated 6 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 2 weeks ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆34Updated 9 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆67Updated 2 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆61Updated 5 years ago
- simple wishbone client to read buttons and write leds☆19Updated 2 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Updated 4 years ago
- Tools for FPGA development.☆49Updated 5 months ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆55Updated 2 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- YoWASP toolchain for Visual Studio Code☆24Updated 2 months ago
- IceCore Ice40 HX based modular core☆47Updated 5 years ago