AntonMause / rv16poc
16 bit RISC-V proof of concept
☆22Updated 6 months ago
Alternatives and similar repositories for rv16poc:
Users that are interested in rv16poc are comparing it to the libraries listed below
- ☆51Updated 7 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated 3 months ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year
- mystorm sram test☆27Updated 7 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated 3 weeks ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆57Updated 2 years ago
- ☆12Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Minimal microprocessor☆20Updated 7 years ago
- Another size-optimized RISC-V CPU for your consideration.☆59Updated 2 weeks ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆21Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 6 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆27Updated 5 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆34Updated 4 months ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆44Updated 2 months ago
- Mostly AVR compatible FPGA soft-core☆27Updated 3 years ago
- Open source Logic Analyzer based on LiteX SoC☆24Updated 2 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- ☆26Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- There are many RISC V projects on iCE40. This one is mine.☆15Updated 4 years ago