OpenGL 1.x implementation for FPGAs
☆113Updated this week
Alternatives and similar repositories for RasterIX
Users that are interested in RasterIX are comparing it to the libraries listed below
Sorting:
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆40Nov 14, 2021Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆59Updated this week
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆23Jan 15, 2022Updated 4 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 4 years ago
- ☆18Dec 6, 2020Updated 5 years ago
- A serial text terminal written in Verilog for Tang SiPeed Primer FPGA☆15Dec 13, 2021Updated 4 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆155Mar 22, 2025Updated 11 months ago
- Vortex Graphics☆92Oct 2, 2024Updated last year
- FPGA GPU design for DE1-SoC☆73Dec 27, 2021Updated 4 years ago
- AGM bitstream utilities and decoded files from Supra☆48Aug 9, 2025Updated 6 months ago
- A dual-socket USB host PMOD module.☆14Mar 20, 2025Updated 11 months ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆34Dec 14, 2010Updated 15 years ago
- Verilator / Imgui sim for 3DO FPGA core attempt☆13Jan 29, 2023Updated 3 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- Simple Path Tracer on an FPGA☆34Aug 29, 2021Updated 4 years ago
- 演讲《GPU 驱动的发行版适配》☆11Mar 18, 2024Updated last year
- RISC-V RV32E core designed for minimal area☆25Nov 17, 2024Updated last year
- SparcStation☆16Jul 13, 2022Updated 3 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆43Apr 11, 2024Updated last year
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated last month
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 4 months ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 2 years ago
- A catalog of my old-school GFX effects☆43Jan 30, 2024Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆203Feb 18, 2026Updated last week
- A Risc-V SoC for Tiny Tapeout☆49Dec 2, 2025Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Feb 3, 2026Updated 3 weeks ago
- Kakao Linux☆39May 30, 2025Updated 9 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- "emdoom" - a port of DOOM targeted for memory-strapped systems.☆122Apr 26, 2023Updated 2 years ago
- Experimental platform built around Xilinx Kintex-7 FPGA for development and customization of RAM controllers supporting RDIMM DDR4 RAM mo…☆23Sep 11, 2025Updated 5 months ago
- ☆43Apr 2, 2021Updated 4 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Feb 17, 2023Updated 3 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Doom classic port to lightweight RISC‑V☆107Jul 25, 2022Updated 3 years ago