regymm / buildrootLinks
buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
☆26Updated last year
Alternatives and similar repositories for buildroot
Users that are interested in buildroot are comparing it to the libraries listed below
Sorting:
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- Linux capable RISC-V SoC designed to be readable and useful.☆149Updated last month
- Doom classic port to lightweight RISC‑V☆94Updated 2 years ago
- Exploring gate level simulation☆58Updated 2 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆100Updated 2 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆45Updated 2 months ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆69Updated this week
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆95Updated last month
- Simple risc-v emulator, able to run linux, written in C.☆142Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated 11 months ago
- Graphics demos☆110Updated last year
- 5-stage RISC-V CPU, originally developed for RISCBoy☆28Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated last month
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- ☆41Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆85Updated 2 weeks ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- Run Linux on MCUs such as ESP32C3 with RISC-V emulator☆116Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Kuchen Computer☆23Updated last year
- Trivial RISC-V Linux binary bootloader☆50Updated 4 years ago
- OpenGL 1.x implementation for FPGAs☆92Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆56Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆219Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆173Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year