regymm / buildroot
buildroot fork from damien -- RV32 no MMU Linux. Run "make qemu_riscv32_nommu_virt_minimal_defconfig" then "make"
☆26Updated 11 months ago
Alternatives and similar repositories for buildroot:
Users that are interested in buildroot are comparing it to the libraries listed below
- Linux capable RISC-V SoC designed to be readable and useful.☆140Updated 5 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year
- Naive Educational RISC V processor☆79Updated 5 months ago
- ☆39Updated last year
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆65Updated this week
- Exploring gate level simulation☆56Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆69Updated 9 months ago
- CoreScore☆144Updated last month
- A pipelined RISC-V processor☆52Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- Doom classic port to lightweight RISC‑V☆87Updated 2 years ago
- Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).☆45Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- RISC-V Scratchpad☆63Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆59Updated 3 weeks ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆94Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆166Updated last year
- Experimental flows using nextpnr for Xilinx devices☆42Updated this week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆99Updated 8 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆83Updated 5 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated 3 months ago
- List of all links you can try with ULX3S☆97Updated 3 years ago
- buildroot fork☆36Updated this week
- ☆15Updated last year
- Soft USB for LiteX☆50Updated 2 years ago
- OpenGL 1.x implementation for FPGAs☆78Updated this week
- SoftCPU/SoC engine-V☆54Updated this week
- Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)☆13Updated 5 months ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year