DFC-OpenSource / DFC-sdkLinks
☆10Updated 6 years ago
Alternatives and similar repositories for DFC-sdk
Users that are interested in DFC-sdk are comparing it to the libraries listed below
Sorting:
- OX: Computational Storage SSD Controller☆53Updated 6 months ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆18Updated 4 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- Near-storage compute aware file system and FPGA operator pipelines.☆29Updated 3 years ago
- HLS project modeling various sparse accelerators.☆13Updated 3 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Updated 2 years ago
- ☆19Updated 4 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆21Updated 9 years ago
- Persistent Collectives X- A collective communication library for high performance, low cost persistent collectives over RDMA devices.☆14Updated 6 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- ☆13Updated 10 years ago
- An FPGA-based full-stack in-storage computing system.☆38Updated 4 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 11 months ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆46Updated this week
- SmartNIC☆14Updated 6 years ago
- A parallel and distributed simulator for thousand-core chips☆25Updated 7 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Updated 4 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆17Updated last year
- Clio, ASPLOS'22.☆78Updated 3 years ago
- Public Release of Stream-Dataflow☆14Updated 6 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 9 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆30Updated 8 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- Overcoming the IOTLB Wall for Multi-100-Gbps Linux-based Networking☆22Updated 2 years ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- ☆35Updated 4 years ago
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Updated 6 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆11Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 7 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago