anishathalye / chronitonLinks
A tool for formally verifying constant-time software against hardware 🕰️
☆13Updated last year
Alternatives and similar repositories for chroniton
Users that are interested in chroniton are comparing it to the libraries listed below
Sorting:
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Updated 2 months ago
- CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives☆65Updated last year
- Python implementation of directed graph hashing, from the paper "Directed Graph Hashing"☆16Updated last month
- Easy SMT solver interaction☆34Updated 6 months ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Updated last year
- work in progress, playing around with btor2 in rust☆12Updated 2 months ago
- An experimental framework for temporal verification based on first-order linear-time temporal logic. Our goal is to express transition sy…☆21Updated this week
- BTOR2 MLIR project☆26Updated 2 years ago
- ☆38Updated last week
- benchmarking e-graph extraction☆49Updated last week
- ☆18Updated 5 years ago
- ☆43Updated 7 months ago
- A high-level API for interacting with SMT solvers.☆33Updated last month
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 4 months ago
- Automatically generate a compiler using equality saturation☆34Updated last year
- A repository of tools for verifying constant-timeness☆19Updated 11 months ago
- compiling DSLs to high-level hardware instructions☆23Updated 3 years ago
- A program synthesis framework for verified lifting applications☆61Updated 8 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Updated 10 months ago
- Symbolic execution tool for Sail ISA specifications☆85Updated this week
- A generic library to interact with SMT-LIB 2 compliant solvers running in a separate system process, such as Z3 and CVC4.☆68Updated last year
- Obsolete☆14Updated 2 years ago
- CHERI-RISC-V model written in Sail☆66Updated 6 months ago
- Notary: A Device for Secure Transaction Approval 📟☆28Updated last year
- An experimental optimizing compiler for Bril using egglog☆83Updated last week
- Spectre V1 Proof-of-Concept Attack in the Rust Language☆27Updated 9 months ago
- Rewrite Rule Inference Using Equality Saturation☆150Updated 7 months ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆91Updated 3 weeks ago
- Tools for manipulating CHC and related files☆15Updated 2 years ago
- ☆16Updated 4 years ago