Alternatives and similar repositories for chroniton:

Users that are interested in chroniton are comparing it to the libraries listed below

• anishathalye / knox
  A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏
  ☆33Updated 2 months ago
• awslabs / rust-smt-ir
  ☆38Updated 8 months ago
• nmoroze / kronos
  My MEng thesis code - verifying a security property for an SoC with Rosette
  ☆17Updated 3 years ago
• 0xADE1A1DE / CryptOpt
  CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives
  ☆60Updated 10 months ago
• sgpthomas / comp-gen
  Automatically generate a compiler using equality saturation
  ☆28Updated last year
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆13Updated 5 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• runtimeverification / mir-semantics
  ☆20Updated this week
• calebh / dihash
  Python implementation of directed graph hashing, from the paper "Directed Graph Hashing"
  ☆16Updated last year
• flyvy-verifier / flyvy
  An experimental framework for temporal verification based on first-order linear-time temporal logic. Our goal is to express transition sy…
  ☆17Updated last month
• chc-comp / chc-tools
  Tools for manipulating CHC and related files
  ☆14Updated 2 years ago
• secure-foundations / veri-titan
  Verifying OpenTitan
  ☆25Updated last year
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆22Updated 2 years ago
• jix / flussab
  Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.
  ☆13Updated 5 months ago
• uw-unsat / jitsynth
  ☆17Updated 4 years ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆66Updated last month
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆41Updated last week
• yihozhang / relational-ematching-benchmark
  ☆16Updated 3 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated 2 weeks ago
• lvella / polynomial-solver
  Solves systems of polynomial equations.
  ☆29Updated last year
• lijwen2748 / simplecar
  ☆15Updated 2 years ago
• acorrenson / WiSE
  A formally verified bug finder
  ☆14Updated 5 months ago
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆10Updated 10 months ago
• oeb25 / smtlib-rs
  A high-level API for interacting with SMT solvers.
  ☆28Updated last month
• philzook58 / eggmt
  Egraphs Modulo Theories
  ☆13Updated last month
• memoryleak47 / slotted-egraphs
  ☆19Updated this week
• elliottt / easy-smt
  Easy SMT solver interaction
  ☆35Updated last month
• Inria-Prosecco / pqxdh-analysis
  Formal Analysis of the PQXDH Protocol
  ☆25Updated 10 months ago
• risc0 / risc0-lean4
  A model of the RISC Zero zkVM and ecosystem in the Lean 4 Theorem Prover
  ☆66Updated 2 years ago
• MachSMT / MachSMT
  MachSMT: An ML-Driven Algorithm Selection tool for SMT Solvers
  ☆23Updated 2 years ago