Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).
☆22Dec 20, 2019Updated 6 years ago
Alternatives and similar repositories for Arduissimo
Users that are interested in Arduissimo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- Example projects for Quokka FPGA toolkit☆37Mar 4, 2026Updated 6 months ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- HF-RISC SoC☆39Mar 22, 2026Updated 5 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- RISCV implementation in Verilog (RV32I spec)☆17Nov 5, 2025Updated 10 months ago
- ☆15May 17, 2025Updated last year
- ☆22Mar 5, 2022Updated 4 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Toy nmigen RISC V rv32i implementation☆23Oct 24, 2023Updated 2 years ago
- Yet Another VHDL tool☆30May 15, 2017Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The Critical Path - a rambly FPGA blog☆52Sep 4, 2020Updated 6 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 4 years ago
- AD9363 + XC6SLX9 board☆12Apr 23, 2019Updated 7 years ago
- A pipelined RISC-V processor☆65Dec 1, 2023Updated 2 years ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Sep 9, 2026Updated last week
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago
- Code templates to get started experimenting with the RISC-V LLVM toolchain☆14Nov 25, 2018Updated 7 years ago
- ☆17Aug 16, 2023Updated 3 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆49Jan 16, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 7 years ago
- Bitstream relocation and manipulation tool.☆56Feb 20, 2026Updated 6 months ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- Kakao Linux☆40Aug 6, 2026Updated last month
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 8 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Aug 24, 2026Updated 3 weeks ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 3 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Mirror of git://git.zerfleddert.de/usb-driver☆22Aug 9, 2013Updated 13 years ago
- JTAG reverse engineering software for FTDI compatible cables☆57Oct 26, 2014Updated 11 years ago
- Bit streams forthe Ulx3s ECP5 device☆19Apr 9, 2023Updated 3 years ago
- Simulates gcode from a cnc router. Converts gcode to a .stl or an image in a .png file.☆14Mar 19, 2026Updated 6 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- Cross EDA Abstraction and Automation☆43Updated this week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year