cloudxcc / ArduissimoLinks
Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).
☆21Updated 5 years ago
Alternatives and similar repositories for Arduissimo
Users that are interested in Arduissimo are comparing it to the libraries listed below
Sorting:
- ☆20Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- mantle library☆44Updated 2 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- ☆42Updated 5 years ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- Open Processor Architecture☆26Updated 9 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated last week
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- OpenFPGA☆33Updated 7 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Virtual Development Board☆62Updated 3 years ago
- Example of how to use UVM with Verilator☆23Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago