cloudxcc / ArduissimoLinks
Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).
☆22Updated 6 years ago
Alternatives and similar repositories for Arduissimo
Users that are interested in Arduissimo are comparing it to the libraries listed below
Sorting:
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- ☆20Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 weeks ago
- Yosys Plugins☆22Updated 6 years ago
- Cross compile FPGA tools☆21Updated 5 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Updated last year
- ☆43Updated 5 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- mantle library☆44Updated 3 years ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- GUI editor for hardware description designs☆30Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 9 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Atom Hardware IDE☆13Updated 4 years ago