cloudxcc / ArduissimoLinks
Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).
☆21Updated 5 years ago
Alternatives and similar repositories for Arduissimo
Users that are interested in Arduissimo are comparing it to the libraries listed below
Sorting:
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆22Updated 3 weeks ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- ☆20Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Yosys Plugins☆21Updated 5 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Docker Development Environment for SpinalHDL☆20Updated 9 months ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- FPGA examples on Google Colab☆22Updated last year
- ☆33Updated 2 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- ☆41Updated 5 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆15Updated last week
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated this week
- A Risc-V SoC for Tiny Tapeout☆18Updated 2 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆21Updated last week
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- Small footprint and configurable HyperBus core☆12Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week