Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).
☆22Dec 20, 2019Updated 6 years ago
Alternatives and similar repositories for Arduissimo
Users that are interested in Arduissimo are comparing it to the libraries listed below
Sorting:
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Virtual Development Board☆64Nov 26, 2021Updated 4 years ago
- Example projects for Quokka FPGA toolkit☆37Jan 13, 2023Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Feb 12, 2026Updated 2 weeks ago
- ☆22Mar 5, 2022Updated 3 years ago
- Toy nmigen RISC V rv32i implementation☆23Oct 24, 2023Updated 2 years ago
- Bitstream relocation and manipulation tool.☆51Feb 20, 2026Updated last week
- ☆12Jun 4, 2021Updated 4 years ago
- Another world port ESP32 TTGO VGA32 v1.4☆13Sep 23, 2024Updated last year
- AD9363 + XC6SLX9 board☆12Apr 23, 2019Updated 6 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- Architect's workbench☆10May 5, 2016Updated 9 years ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 4 years ago
- The Critical Path - a rambly FPGA blog☆51Sep 4, 2020Updated 5 years ago
- A pipelined RISC-V processor☆63Dec 1, 2023Updated 2 years ago
- ☆15May 17, 2025Updated 9 months ago
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆26Mar 15, 2025Updated 11 months ago
- Filelist generator☆20Feb 3, 2026Updated 3 weeks ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 3 months ago
- HF-RISC SoC☆39Nov 10, 2025Updated 3 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- ☆17Aug 16, 2023Updated 2 years ago
- a Python framework for managing embedded HW/SW projects☆18Updated this week
- Code templates to get started experimenting with the RISC-V LLVM toolchain☆14Nov 25, 2018Updated 7 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Feb 11, 2026Updated 2 weeks ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 5 years ago
- Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface☆17Nov 23, 2025Updated 3 months ago
- Artix7 SOM☆18Sep 9, 2024Updated last year
- mantle library☆44Dec 20, 2022Updated 3 years ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago