Artix7 SOM
☆22Sep 9, 2024Updated 2 years ago
Alternatives and similar repositories for cp_som_one
Users that are interested in cp_som_one are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An AMD/Xilinx Artix 50T FPGA on a Pi5 Hat with PCIe and GPIO interconnects as well as SPI programming☆21Sep 25, 2024Updated 2 years ago
- Experimental USB2 HS/FS host primitives for FPGAs.☆12Updated this week
- ☆11Aug 29, 2026Updated 2 months ago
- Board definition files and initial example programs☆22Aug 7, 2021Updated 5 years ago
- LiteX development baseboards arround the SQRL Acorn.☆80Oct 19, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆19Apr 13, 2022Updated 4 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated 2 years ago
- USB2 core for LiteX☆12Sep 30, 2026Updated last month
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆23Jul 22, 2024Updated 2 years ago
- An embeddable FPGA SoM designed for high-speed audio and USB applications.☆39Updated this week
- nMigen examples for the ULX3S board☆12May 5, 2022Updated 4 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆24Updated this week
- 2-layer and 4-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆30Mar 30, 2026Updated 7 months ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Oct 8, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- PCIe Gen2/Gen3 analog mux 1:2☆15Jul 9, 2026Updated 3 months ago
- ☆13Oct 18, 2026Updated last week
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆72Dec 11, 2025Updated 10 months ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.☆24Mar 26, 2023Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated 2 years ago
- nvme Carrier PCB for the LattePanda Mu compute module☆12Feb 6, 2025Updated last year
- LZ4 decoder in assembly for RiscV RV32IC☆12Feb 11, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An 8-layer board in Kicad built upon Xilinx Zynq Chip. Includes sound output, HDMI, DDR3, and Arduino Uno style header for screen connect…☆75Nov 6, 2021Updated 4 years ago
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- "Talking PD" article code repository☆14Jun 23, 2023Updated 3 years ago
- Simple Si PIN diode ionising radiation detector☆17Jun 21, 2012Updated 14 years ago
- Pmod™ Compatible USB ULPI PHY☆15Apr 30, 2022Updated 4 years ago
- Simple Open PCB Tesla coil☆11Aug 23, 2020Updated 6 years ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- FPGA Many-core Processor Implementation☆11Nov 27, 2024Updated last year
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆17Apr 6, 2020Updated 6 years ago
- Example code in Verilog for the Blackice II FPGA☆33Sep 8, 2019Updated 7 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated 2 years ago
- ☆28Jul 29, 2026Updated 3 months ago
- Bit streams forthe Ulx3s ECP5 device☆19Apr 9, 2023Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆36Jan 17, 2026Updated 9 months ago
- Designs for the Olimex iCE40HX1K-EVB board☆14Aug 14, 2017Updated 9 years ago