Ravenslofty / blog
The Critical Path - a rambly FPGA blog
☆49Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for blog
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- Graded exercises for nMigen (WIP)☆55Updated 3 years ago
- Documenting Lattice's 28nm FPGA parts☆143Updated 10 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- Experimental flows using nextpnr for Xilinx devices☆39Updated this week
- Board definitions for Amaranth HDL☆108Updated last month
- A wishbone controlled scope for FPGA's☆73Updated 10 months ago
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- System on Chip toolkit for Amaranth HDL☆83Updated last month
- USB Serial on the TinyFPGA BX☆133Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆81Updated 2 months ago
- Cyclone V bitstream reverse-engineering project☆111Updated last year
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆98Updated 3 years ago
- 妖刀夢渡☆56Updated 5 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆32Updated last week
- Nitro USB FPGA core☆83Updated 8 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆94Updated last year
- This repository contains small example designs that can be used with the open source icestorm flow.☆140Updated 3 years ago
- ☆57Updated 3 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- Experimental flows using nextpnr for Xilinx devices☆214Updated last month
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆46Updated 2 weeks ago
- CoreScore☆136Updated 2 months ago
- Exploring gate level simulation☆56Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- ☆63Updated last year
- I want to learn [n]Migen.☆39Updated 4 years ago
- Industry standard I/O for Amaranth HDL☆26Updated last month