Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface
☆17Mar 10, 2026Updated 2 months ago
Alternatives and similar repositories for rapidvpi
Users that are interested in rapidvpi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate bitstream from FPGA assembly.☆28Feb 23, 2026Updated 3 months ago
- ☆14Apr 13, 2025Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated 2 months ago
- Instant Neural Graphics Primitives from scratch, zero dependencies. Learning by doing.☆10Aug 18, 2023Updated 2 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18May 13, 2026Updated last week
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆30Feb 2, 2026Updated 3 months ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- high abstraction synthesis☆14Apr 8, 2024Updated 2 years ago
- ☆27May 7, 2026Updated 2 weeks ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- CMSIS SVD editor☆14Mar 14, 2020Updated 6 years ago
- An example project to demonstrate https://github.com/rvantonder/hack-parallel☆13May 18, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 months ago
- ☆22Sep 26, 2025Updated 7 months ago
- Empowering everyone to build reliable and efficient software.☆12Oct 1, 2025Updated 7 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆46Jan 16, 2023Updated 3 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated 3 months ago
- Documentation and tools about RISC-V chips and development boards☆15Aug 23, 2023Updated 2 years ago
- Code repository for SciPy Recipes, published by Packt☆12Jan 30, 2023Updated 3 years ago
- ☆15Jun 30, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A C++ header only library providing functionalitiy for design by contract☆12May 23, 2022Updated 4 years ago
- tools and techniques for building fast portable thread packages☆12Jul 10, 2013Updated 12 years ago
- Building the linear algebra game!☆10Dec 2, 2024Updated last year
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- This repository provides a GitHub Action for running the Kani Rust Verifier in CI.☆13May 13, 2025Updated last year
- Nim reimplementation of gron tool☆11Oct 9, 2024Updated last year
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- Minimal assembler and ecosystem for bare-metal RISC-V development☆57Apr 11, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Feb 28, 2023Updated 3 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- A project to develope a self driving car with carla simulator and ROS2 carla bridge☆22Aug 23, 2025Updated 9 months ago
- A Scalable (and Optionally, Data-Parallel) ANARI Multi-GPU Path Tracer☆31May 11, 2026Updated last week
- Measure the time to send/receive a CAS message to every other CPU core☆22Oct 27, 2025Updated 6 months ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆65Mar 12, 2026Updated 2 months ago