Alternatives and similar repositories for rapidvpi:

Users that are interested in rapidvpi are comparing it to the libraries listed below

• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆69Updated 8 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆82Updated 4 months ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated 11 months ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• aignacio / nox
  RISC-V Nox core
  ☆62Updated 6 months ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆50Updated last year
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆69Updated last week
• sifive / duh
  👾 Design ∪ Hardware
  ☆73Updated 2 months ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆38Updated last month
• tscheipel / HaDes-V
  HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…
  ☆35Updated this week
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆68Updated this week
• chipsalliance / fpga-interchange-schema
  ☆53Updated 2 years ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆73Updated this week
• phanrahan / mantle
  mantle library
  ☆42Updated 2 years ago
• gvsoc / gvsoc
  ☆15Updated this week
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆51Updated this week
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆73Updated last month
• pulp-platform / carfield
  A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …
  ☆81Updated this week
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆30Updated 3 weeks ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆85Updated this week
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆32Updated this week
• artecs-group / PERCIVAL
  Open-Source Posit RISC-V Core with Quire Capability
  ☆53Updated 2 months ago
• accellera-official / PySysC
  Public repository for PySysC, (From SC Common Practices Subgroup)
  ☆50Updated last year
• alexander-forster / cohdl
  A Python to VHDL compiler
  ☆15Updated last week
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated last year
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆138Updated last week
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆54Updated 3 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆65Updated 9 months ago
• pulp-platform / svase
  ☆31Updated 3 weeks ago
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆42Updated last week