Alternatives and similar repositories for rapidvpi

Users that are interested in rapidvpi are comparing it to the libraries listed below

• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• pulp-platform / svase
  ☆32Updated 9 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 3 months ago
• aignacio / nox
  RISC-V Nox core
  ☆68Updated 2 months ago
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆54Updated this week
• Xilinx / XilinxUnisimLibrary
  Xilinx Unisim Library in Verilog
  ☆85Updated 5 years ago
• IBM / hdl-tools
  Facilitates building open source tools for working with hardware description languages (HDLs)
  ☆65Updated 5 years ago
• anikau31 / systemc-clang
  This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
  ☆88Updated last year
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆164Updated last week
• accellera-official / PySysC
  Public repository for PySysC, (From SC Common Practices Subgroup)
  ☆54Updated last year
• hlslibs / ac_types
  Algorithmic C Datatypes
  ☆129Updated 4 months ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated 2 years ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆153Updated last week
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆107Updated last month
• tomverbeure / math
  SpinalHDL Hardware Math Library
  ☆92Updated last year
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆76Updated 2 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated 11 months ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆50Updated this week
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆103Updated last month
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆47Updated last year
• chipsalliance / fpga-interchange-schema
  ☆56Updated 3 years ago
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆67Updated last week
• antmicro / topwrap
  A Python package for generating HDL wrappers and top modules for HDL sources
  ☆37Updated this week
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆125Updated last year
• manish-kj / PACoGen
  PACoGen: Posit Arithmetic Core Generator
  ☆75Updated 6 years ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆101Updated last month
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆66Updated last week
• artecs-group / PERCIVAL
  Open-Source Posit RISC-V Core with Quire Capability
  ☆66Updated 8 months ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆85Updated 10 months ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆78Updated this week