Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface
☆17Sep 9, 2026Updated last month
Alternatives and similar repositories for rapidvpi
Users that are interested in rapidvpi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate bitstream from FPGA assembly.☆30Updated this week
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- FFTFPGA is an OpenCL based library for Fast Fourier Transformations for FPGAs. This repository provides OpenCL host code in the form of F…☆17Mar 31, 2022Updated 4 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 9 months ago
- ☆14Apr 13, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilator open-source SystemVerilog simulator and lint system☆28Updated this week
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆14Mar 14, 2026Updated 7 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 7 months ago
- Misc. FPGA Projects☆17Apr 29, 2026Updated 5 months ago
- Instant Neural Graphics Primitives from scratch, zero dependencies. Learning by doing.☆10Aug 18, 2023Updated 3 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- high abstraction synthesis☆14Apr 8, 2024Updated 2 years ago
- ☆10Aug 25, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A simple example using a virtual serial port in Linux☆35Feb 25, 2012Updated 14 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 8 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Subset of AmberTools, with updates and modifications☆25Sep 29, 2026Updated 2 weeks ago
- An example project to demonstrate https://github.com/rvantonder/hack-parallel☆13May 18, 2020Updated 6 years ago
- Empowering everyone to build reliable and efficient software.☆12Oct 6, 2026Updated last week
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- Tools for interfacing with the MetaShunt power profiling tool☆15Feb 3, 2026Updated 8 months ago
- Code repository for SciPy Recipes, published by Packt☆13Jan 30, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- tools and techniques for building fast portable thread packages☆12Jul 10, 2013Updated 13 years ago
- A C++ header only library providing functionalitiy for design by contract☆12May 23, 2022Updated 4 years ago
- Documentation and tools about RISC-V chips and development boards☆15Aug 23, 2023Updated 3 years ago
- Building the linear algebra game!☆10Dec 2, 2024Updated last year
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 8 months ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 8 years ago
- This repository provides a GitHub Action for running the Kani Rust Verifier in CI.☆14Sep 20, 2026Updated 3 weeks ago
- Nim reimplementation of gron tool☆10Oct 9, 2024Updated 2 years ago
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Minimal assembler and ecosystem for bare-metal RISC-V development☆58Apr 11, 2026Updated 6 months ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated 7 months ago
- ☆14Feb 28, 2023Updated 3 years ago
- The Reconfigurable Solver for QP☆13Apr 19, 2023Updated 3 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- CMSIS SVD editor☆15Mar 14, 2020Updated 6 years ago