Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface
☆17Sep 9, 2026Updated last month
Alternatives and similar repositories for rapidvpi
Users that are interested in rapidvpi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate bitstream from FPGA assembly.☆30Oct 27, 2026Updated last week
- A wrapper framework built atop PyTorch to simulate the use of custom/mixed precision arithmetic in DNN training and inference workloads.☆12Oct 16, 2026Updated 2 weeks ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 8 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 7 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆80Jul 14, 2026Updated 3 months ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆14Mar 14, 2026Updated 7 months ago
- Verilator open-source SystemVerilog simulator and lint system☆28Updated this week
- Spacecraft orbit determination framework developed at ORCCA in support of the Emirates Mission to the Asteroid Belt (EMA).☆23Oct 27, 2026Updated last week
- ☆24Sep 26, 2025Updated last year
- ☆14Apr 13, 2025Updated last year
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Oct 8, 2026Updated 3 weeks ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- Instant Neural Graphics Primitives from scratch, zero dependencies. Learning by doing.☆10Aug 18, 2023Updated 3 years ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- Simulation of Interconnected Logical Inputs, Circuits, and Output Nodes☆18Updated this week
- Template Repository for Xilinx HLS design flow☆12Nov 18, 2021Updated 4 years ago
- VHDL functional blocks with their simulations and test sequences☆21Oct 19, 2026Updated 2 weeks ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- This repository holds research toward analysis of lost-in-space star identification algorithms in C++.☆20Sep 23, 2019Updated 7 years ago
- high abstraction synthesis☆14Apr 8, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 9 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆39Nov 29, 2024Updated last year
- ☆12Sep 10, 2015Updated 11 years ago
- GTKWave Decoders for RISCV☆15Aug 16, 2025Updated last year
- ☆14Aug 24, 2026Updated 2 months ago
- VCD Parser for Node.js☆11Jan 7, 2023Updated 3 years ago
- An understandable fast brainfuck interpreter using closures rather than bytecode☆13Apr 16, 2025Updated last year
- An example project to demonstrate https://github.com/rvantonder/hack-parallel☆13May 18, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Code repository for SciPy Recipes, published by Packt☆13Jan 30, 2023Updated 3 years ago
- ☆12Apr 20, 2024Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 9 months ago
- A high-throughput, parameterized, parallel crc hardware implementation.☆12Jun 2, 2024Updated 2 years ago
- Empowering everyone to build reliable and efficient software.☆12Oct 22, 2026Updated last week
- Documentation and tools about RISC-V chips and development boards☆15Aug 23, 2023Updated 3 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago