Blazingly fast, modern C++ API using coroutines for efficient RTL verification and co-simulation via the VPI interface
☆17Mar 10, 2026Updated last week
Alternatives and similar repositories for rapidvpi
Users that are interested in rapidvpi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate bitstream from FPGA assembly.☆27Feb 23, 2026Updated last month
- Misc. FPGA Projects☆15May 27, 2025Updated 9 months ago
- ☆14Apr 13, 2025Updated 11 months ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆13Mar 14, 2026Updated last week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated last week
- Instant Neural Graphics Primitives from scratch, zero dependencies. Learning by doing.☆10Aug 18, 2023Updated 2 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Mar 12, 2026Updated last week
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- high abstraction synthesis☆14Apr 8, 2024Updated last year
- ☆23Mar 5, 2026Updated 2 weeks ago
- Compares the different RISC-V soft cores in order to help you select the best one for your application.☆14Jun 13, 2025Updated 9 months ago
- ☆10Aug 25, 2022Updated 3 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 2 months ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 4 years ago
- An example project to demonstrate https://github.com/rvantonder/hack-parallel☆13May 18, 2020Updated 5 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 weeks ago
- ☆21Sep 26, 2025Updated 5 months ago
- Tools based upon slang for language server purpose☆22Updated this week
- Empowering everyone to build reliable and efficient software.☆12Oct 1, 2025Updated 5 months ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆46Jan 16, 2023Updated 3 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated last month
- Code repository for SciPy Recipes, published by Packt☆12Jan 30, 2023Updated 3 years ago
- A project to develope a self driving car with carla simulator and ROS2 carla bridge☆19Aug 23, 2025Updated 7 months ago
- ☆15Jun 30, 2025Updated 8 months ago
- tools and techniques for building fast portable thread packages☆12Jul 10, 2013Updated 12 years ago
- Building the linear algebra game!☆10Dec 2, 2024Updated last year
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- This repository provides a GitHub Action for running the Kani Rust Verifier in CI.☆11May 13, 2025Updated 10 months ago
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- Minimal assembler and ecosystem for bare-metal RISC-V development☆56Feb 9, 2024Updated 2 years ago
- ☆14Feb 28, 2023Updated 3 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 8 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year