Alternatives and similar repositories for rapidvpi

Users that are interested in rapidvpi are comparing it to the libraries listed below

• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆168Updated this week
• pulp-platform / svase
  ☆33Updated 9 months ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated 2 years ago
• pieter3d / simview
  ☆85Updated 3 weeks ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• hlslibs / ac_types
  Algorithmic C Datatypes
  ☆131Updated 5 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆160Updated last week
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆153Updated last week
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆56Updated 3 weeks ago
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆76Updated 3 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 4 months ago
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆56Updated 11 months ago
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆63Updated 2 weeks ago
• anikau31 / systemc-clang
  This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
  ☆88Updated last year
• Xilinx / XilinxUnisimLibrary
  Xilinx Unisim Library in Verilog
  ☆86Updated 5 years ago
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆74Updated this week
• OSVVM / OsvvmLibraries
  Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.
  ☆68Updated last month
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆163Updated last week
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆118Updated 2 years ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆102Updated 9 months ago
• Kuree / kratos
  Debuggable hardware generator
  ☆70Updated 2 years ago
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆125Updated last year
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆106Updated 2 months ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆69Updated 10 months ago
• tomverbeure / math
  SpinalHDL Hardware Math Library
  ☆93Updated last year
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆218Updated last week
• phanrahan / mantle
  mantle library
  ☆44Updated 2 years ago
• Weiyet / RTLStructLib
  RTL data structure
  ☆52Updated 2 months ago
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆231Updated last month