Lichtso / riscv-llvm-templates

Related projects: ⓘ

• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆69Updated last year
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆84Updated last year
• riscv / riscv-bfloat16
  ☆27Updated 2 months ago
• sifive / riscv-llvm
  SiFive's LLVM working tree
  ☆83Updated 2 months ago
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆68Updated 11 months ago
• zhemao / chisel-float
  Floating point modules for CHISEL
  ☆27Updated 9 years ago
• firesim / FireMarshal
  Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
  ☆74Updated 3 weeks ago
• riscv / riscv-test-env
  ☆40Updated 3 months ago
• sifive / block-inclusivecache-sifive
  ☆71Updated 2 years ago
• riscv-admin / riscv-ovpsim
  ☆60Updated 3 years ago
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆88Updated 3 weeks ago
• IBM / rocc-software
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆52Updated 4 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated this week
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆33Updated this week
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆39Updated 10 months ago
• carrv / carrv.github.io
  Workshop on Computer Architecture Research with RISC-V (CARRV)
  ☆36Updated 2 weeks ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆30Updated 2 years ago
• ccelio / riscv-boom-doc
  Documentation for the BOOM processor
  ☆47Updated 7 years ago
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆45Updated 4 years ago
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆56Updated 4 years ago
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆96Updated 4 years ago
• riscv / riscv-CMOs
  ☆76Updated 2 years ago
• ucb-bar / testchipip
  ☆80Updated 3 weeks ago
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆33Updated last year
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆99Updated last year
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆135Updated 2 weeks ago
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆51Updated 7 months ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆32Updated 2 years ago
• plctlab / plct-gem5
  upstream: https://github.com/RALC88/gem5
  ☆32Updated last year
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆36Updated last year