Lichtso / riscv-llvm-templatesLinks
Code templates to get started experimenting with the RISC-V LLVM toolchain
☆14Updated 6 years ago
Alternatives and similar repositories for riscv-llvm-templates
Users that are interested in riscv-llvm-templates are comparing it to the libraries listed below
Sorting:
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 6 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- ☆103Updated 3 years ago
- ☆61Updated 4 years ago
- C++17 implementation of an AST for Verilog code generation☆25Updated 2 years ago
- ☆25Updated 7 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated last week
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- ☆15Updated 4 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆147Updated last month
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- RISC-V GPGPU☆34Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆66Updated 10 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆87Updated 3 months ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- TestFloat release 3☆69Updated 6 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 3 months ago
- ☆50Updated last week
- ☆32Updated last week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last month
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 4 years ago