Lichtso / riscv-llvm-templatesLinks
Code templates to get started experimenting with the RISC-V LLVM toolchain
☆14Updated 6 years ago
Alternatives and similar repositories for riscv-llvm-templates
Users that are interested in riscv-llvm-templates are comparing it to the libraries listed below
Sorting:
- Floating point modules for CHISEL☆32Updated 10 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Example for running IREE in a bare-metal Arm environment.☆33Updated 3 months ago
- ☆35Updated 10 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 8 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- ☆61Updated 4 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆37Updated 3 months ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- ☆103Updated 2 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- ☆16Updated last month
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- The specification for the FIRRTL language☆57Updated this week
- An open-source custom cache generator.☆34Updated last year
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- Consistency checker for memory subsystem traces☆22Updated 8 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 3 weeks ago
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- ☆15Updated 4 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Updated 2 weeks ago
- ☆47Updated last month