Lichtso / riscv-llvm-templatesLinks
Code templates to get started experimenting with the RISC-V LLVM toolchain
☆14Updated 7 years ago
Alternatives and similar repositories for riscv-llvm-templates
Users that are interested in riscv-llvm-templates are comparing it to the libraries listed below
Sorting:
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- ☆29Updated 11 months ago
- ☆15Updated 4 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated 3 weeks ago
- ☆104Updated 3 years ago
- ☆61Updated 5 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆32Updated 4 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago
- ☆87Updated this week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- The multi-core cluster of a PULP system.☆111Updated 3 weeks ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆183Updated 8 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Updated 2 weeks ago
- The specification for the FIRRTL language☆62Updated 3 weeks ago
- ☆38Updated last year
- ☆82Updated last year
- Testing processors with Random Instruction Generation☆50Updated 2 weeks ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- FPGA Assembly (FASM) Parser and Generator☆99Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆135Updated this week
- Useful utilities for BAR projects☆32Updated 2 years ago