Alternatives and similar repositories for riscv-llvm-templates

Users that are interested in riscv-llvm-templates are comparing it to the libraries listed below

• riscv / riscv-bfloat16
  ☆35Updated 11 months ago
• zhemao / chisel-float
  Floating point modules for CHISEL
  ☆32Updated 10 years ago
• tenstorrent / rv-core-dv-kit
  ☆25Updated 3 months ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆41Updated 6 years ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆34Updated last month
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆36Updated last month
• ucb-bar / esp-isa-sim
  Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project
  ☆17Updated 2 years ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆35Updated 4 months ago
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆43Updated this week
• IBM / rocc-software
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆54Updated 4 years ago
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆22Updated last week
• OpenXiangShan / YunSuan
  This repo includes XiangShan's function units
  ☆26Updated 3 weeks ago
• ucb-bar / testchipip
  ☆84Updated 2 weeks ago
• riscv / riscv-test-env
  ☆47Updated last month
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆39Updated 2 months ago
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆41Updated last week
• embecosm / embecosm-toolchain-releases
  ☆16Updated 2 months ago
• ics-jku / riscv-vp-plusplus
  RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…
  ☆37Updated this week
• riscv-non-isa / server-soc
  The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …
  ☆24Updated last week
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆31Updated last year
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆45Updated last year
• plctlab / rvv-benchmark
  PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases
  ☆22Updated 4 years ago
• riscv-admin / riscv-ovpsim
  ☆62Updated 4 years ago
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆16Updated 2 months ago
• ucb-bar / AuRORA
  Virtualized Accelerator Orchestration for Multi-Tenant Workloads
  ☆16Updated 7 months ago
• mrc-donato / CHIPKIT-Tutorial
  ☆15Updated 4 years ago
• OpenXiangShan / nexus-am
  ☆35Updated last month
• antmicro / verilator-old-archived
  ☆22Updated 2 years ago
• Twine-Umich / Twine
  ☆11Updated 3 years ago
• plctlab / plct-gem5
  upstream: https://github.com/RALC88/gem5
  ☆31Updated 2 years ago