Toy nmigen RISC V rv32i implementation
☆23Oct 24, 2023Updated 2 years ago
Alternatives and similar repositories for riscy-boi
Users that are interested in riscy-boi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18May 20, 2026Updated last week
- AD9363 + XC6SLX9 board☆12Apr 23, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Development board for Lattice Crosslink-NX 72QFN☆32Oct 22, 2020Updated 5 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- ☆45Mar 12, 2025Updated last year
- OpenGL and GLFW module for ChezScheme☆16Mar 4, 2018Updated 8 years ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 6 years ago
- User-centered experiments with the Sipeed Tang Nano FPGA Board.☆14Jun 29, 2021Updated 4 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆115Jul 20, 2024Updated last year
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22May 18, 2026Updated last week
- USB testing framework☆14May 22, 2023Updated 3 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 5 years ago
- 编程百科☆33Mar 15, 2014Updated 12 years ago
- Cobo Vault developer Documents☆13Mar 17, 2021Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆24Nov 15, 2018Updated 7 years ago
- Graded exercises for nMigen (WIP)☆56Dec 25, 2020Updated 5 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Project 2.2 Frequency counter☆12May 30, 2025Updated 11 months ago
- FPGA Development for the parallella☆19Aug 9, 2017Updated 8 years ago
- Identify and extract files from container formats using unblob.☆27Nov 19, 2024Updated last year
- Faust major mode for editing faust code (.dsp files)☆16Oct 4, 2020Updated 5 years ago
- General Purpose I/O agent written in UVM☆17Jun 29, 2017Updated 8 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated this week
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 6 years ago
- A safe immutable string format for C☆14Oct 18, 2025Updated 7 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- vscode support for chez shame☆10Dec 3, 2019Updated 6 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11May 16, 2026Updated last week
- The project is tailored for quick audio start-up with the SHARC Audio Module board. It uses the various reusable component building block…☆16Mar 26, 2026Updated 2 months ago
- "Talking PD" article code repository☆14Jun 23, 2023Updated 2 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- The Faust Online Documentation☆12Mar 20, 2026Updated 2 months ago
- FPGA for uSDR☆23Apr 18, 2026Updated last month