Toy nmigen RISC V rv32i implementation
☆23Oct 24, 2023Updated 2 years ago
Alternatives and similar repositories for riscy-boi
Users that are interested in riscy-boi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Mar 12, 2026Updated 2 weeks ago
- AD9363 + XC6SLX9 board☆12Apr 23, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Development board for Lattice Crosslink-NX 72QFN☆31Oct 22, 2020Updated 5 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- ☆44Mar 12, 2025Updated last year
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 13 years ago
- OpenGL and GLFW module for ChezScheme☆16Mar 4, 2018Updated 8 years ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 6 years ago
- User-centered experiments with the Sipeed Tang Nano FPGA Board.☆13Jun 29, 2021Updated 4 years ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Updated this week
- USB testing framework☆14May 22, 2023Updated 2 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- 编程百科☆33Mar 15, 2014Updated 12 years ago
- assorted library of utility cores for amaranth HDL☆103Sep 17, 2024Updated last year
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆11Sep 2, 2016Updated 9 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆24Nov 15, 2018Updated 7 years ago
- Graded exercises for nMigen (WIP)☆56Dec 25, 2020Updated 5 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆22Mar 5, 2022Updated 4 years ago
- Identify and extract files from container formats using unblob.☆26Nov 19, 2024Updated last year
- Faust major mode for editing faust code (.dsp files)☆16Oct 4, 2020Updated 5 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- General Purpose I/O agent written in UVM☆18Jun 29, 2017Updated 8 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- UVM/systemverilog/verilog/python VIM IDE☆16Aug 21, 2013Updated 12 years ago
- A safe immutable string format for C☆14Oct 18, 2025Updated 5 months ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Feb 22, 2026Updated last month
- The project is tailored for quick audio start-up with the SHARC Audio Module board. It uses the various reusable component building block…☆15Oct 29, 2025Updated 5 months ago
- "Talking PD" article code repository☆14Jun 23, 2023Updated 2 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- FPGA for uSDR☆21Feb 22, 2026Updated last month
- The Faust Online Documentation☆12Mar 20, 2026Updated last week
- C++ to OpenCL C Source-to-source Translation☆13Feb 15, 2014Updated 12 years ago