Toy nmigen RISC V rv32i implementation
☆23Oct 24, 2023Updated 2 years ago
Alternatives and similar repositories for riscy-boi
Users that are interested in riscy-boi are comparing it to the libraries listed below
Sorting:
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Mar 2, 2026Updated last week
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Aug 27, 2024Updated last year
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- User-centered experiments with the Sipeed Tang Nano FPGA Board.☆13Jun 29, 2021Updated 4 years ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 6 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Feb 11, 2026Updated 3 weeks ago
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 13 years ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- assorted library of utility cores for amaranth HDL☆102Sep 17, 2024Updated last year
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆23Nov 15, 2018Updated 7 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- Low-level IO utilities for PosgtreSQL drivers.☆35Nov 24, 2025Updated 3 months ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- The project is tailored for quick audio start-up with the SHARC Audio Module board. It uses the various reusable component building block…☆15Oct 29, 2025Updated 4 months ago
- System on Chip toolkit for Amaranth HDL☆100Feb 24, 2026Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- A C++ wrapper for the Apple metal-cpp library to make it easier to run compute kernels on the GPU☆10Jun 11, 2025Updated 8 months ago
- Cadence Audio Framework - Hostless☆13Apr 12, 2022Updated 3 years ago
- USB device library☆12Jan 16, 2026Updated last month
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- ☆10Jul 30, 2020Updated 5 years ago
- Incremental 3D Delaunay Tetrahedralization☆14Jul 21, 2024Updated last year
- MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems☆12Jun 20, 2024Updated last year
- Shipping Plugin for WooCommerce fetching the shipping rates as JSON from an external microservice☆12Feb 1, 2020Updated 6 years ago
- A new CASPER toolflow based on an HDL primitives library☆17Apr 11, 2012Updated 13 years ago
- tiger compiler☆10May 6, 2018Updated 7 years ago
- An open-source redundant distributed storage network☆17Oct 3, 2014Updated 11 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆92Nov 7, 2024Updated last year
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated last year
- An implementation of Dijkstra in Clojure☆19Aug 7, 2012Updated 13 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆16May 9, 2024Updated last year
- ☆11Oct 24, 2020Updated 5 years ago
- PNG reader in a single, portable C file and header that dumps to raw RGBA pixels.☆12Feb 24, 2021Updated 5 years ago
- Converter from Allegro to KiCad, and Allegro extract viewer☆13Feb 20, 2020Updated 6 years ago