Toy nmigen RISC V rv32i implementation
☆23Oct 24, 2023Updated 2 years ago
Alternatives and similar repositories for riscy-boi
Users that are interested in riscy-boi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Updated this week
- Development board for Lattice Crosslink-NX 72QFN☆32Oct 22, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- ☆45Mar 12, 2025Updated last year
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 13 years ago
- OpenGL and GLFW module for ChezScheme☆16Mar 4, 2018Updated 8 years ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 6 years ago
- Telemetry system based on 8-bit AVR microcontroller with full TCP/IP stack (DHCP, NTP, HTTP)☆14Nov 13, 2024Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆116Jul 20, 2024Updated last year
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- OpenSatelliteProject GRB Ingestor☆15Nov 6, 2017Updated 8 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆23May 18, 2026Updated last month
- A terrain generator built with C# and the OpenTK bindings to OpenGL.☆14May 8, 2026Updated last month
- USB testing framework☆14May 22, 2023Updated 3 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 5 years ago
- Monitors Windows TCP Connections and Bytes Transferred☆16Mar 16, 2026Updated 3 months ago
- 编程百科☆33Mar 15, 2014Updated 12 years ago
- Cobo Vault developer Documents☆13Mar 17, 2021Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Conditional Random Fields with Decode-based Learning☆14May 15, 2018Updated 8 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆24Nov 15, 2018Updated 7 years ago
- Graded exercises for nMigen (WIP)☆56Dec 25, 2020Updated 5 years ago
- Privacy orineted Bitcoin wallet library in C#, an other abstraction layer on NBitcoin☆18Feb 21, 2017Updated 9 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- Documentation and examples for extending NI Software☆25Oct 28, 2019Updated 6 years ago
- FPGA Development for the parallella☆19Aug 9, 2017Updated 8 years ago
- Identify and extract files from container formats using unblob.☆27May 29, 2026Updated 2 weeks ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Research on determining a File's locks in .Net - C# and VB☆24May 7, 2020Updated 6 years ago
- Faust major mode for editing faust code (.dsp files)☆16Oct 4, 2020Updated 5 years ago
- General Purpose I/O agent written in UVM☆17Jun 29, 2017Updated 8 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated 3 weeks ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 6 years ago
- UVM/systemverilog/verilog/python VIM IDE☆17Aug 21, 2013Updated 12 years ago