Alternatives and similar repositories for espresso-logic

Users that are interested in espresso-logic are comparing it to the libraries listed below

• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆120Updated 8 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆225Updated 10 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆187Updated last week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆176Updated this week
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆202Updated last year
• lsils / mockturtle
  C++ logic network library
  ☆273Updated 3 months ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆109Updated 4 months ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆152Updated 2 weeks ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆90Updated last week
• msoeken / cirkit
  A circuit toolkit
  ☆106Updated 5 years ago
• ben-marshall / verilog-parser
  A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.
  ☆133Updated 6 years ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆122Updated last week
• ucsc-vama / essent
  high-performance RTL simulator
  ☆185Updated last year
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆101Updated this week
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆231Updated this week
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆81Updated last year
• lnis-uofu / LSOracle
  IDEA project source files
  ☆111Updated 3 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆54Updated last week
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆97Updated 2 weeks ago
• rdaly525 / coreir
  ☆104Updated 3 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• tdb-alcorn / chisel-formal
  ☆24Updated 4 years ago
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆160Updated this week
• nbulsi / also
  A logic synthesis tool
  ☆84Updated 4 months ago
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆127Updated last year
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆98Updated last year
• pretis / flexpret
  A time-predictable processor for mixed-criticality systems
  ☆60Updated last year
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆252Updated 3 months ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆50Updated last week