classabbyamp / espresso-logic
A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
☆130Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for espresso-logic
- RISC-V Formal Verification Framework☆107Updated 3 weeks ago
- SystemVerilog synthesis tool☆168Updated this week
- AIGER And-Inverter-Graph Library☆61Updated 5 months ago
- Showcase examples for EPFL logic synthesis libraries☆181Updated 7 months ago
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated 2 weeks ago
- C++ logic network library☆211Updated 3 weeks ago
- A logic synthesis tool☆65Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆403Updated this week
- IDEA project source files☆97Updated this week
- A circuit toolkit☆95Updated 4 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆96Updated 2 months ago
- slang-based frontend for Yosys☆41Updated this week
- ☆120Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆198Updated last month
- Mutation Cover with Yosys (MCY)☆77Updated this week
- EPFL logic synthesis benchmarks☆164Updated 2 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆63Updated 2 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆117Updated 4 months ago
- Fabric generator and CAD tools☆148Updated this week
- Mathematical Functions in Verilog☆84Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆363Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆161Updated 3 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆206Updated this week
- Reads a state transition system and performs property checking☆76Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆133Updated 4 months ago
- ☆107Updated 3 years ago
- Hardware generator debugger☆71Updated 8 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆255Updated last week