Alternatives and similar repositories for espresso-logic:

Users that are interested in espresso-logic are comparing it to the libraries listed below

• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆188Updated last month
• ben-marshall / verilog-parser
  A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.
  ☆130Updated 5 years ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆440Updated 2 weeks ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆69Updated last month
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆131Updated last month
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆193Updated last year
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆183Updated 7 months ago
• nbulsi / also
  A logic synthesis tool
  ☆72Updated 2 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆87Updated this week
• rubund / graywolf
  ☆111Updated 4 years ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆272Updated last week
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆108Updated this week
• lnis-uofu / LSOracle
  IDEA project source files
  ☆105Updated 5 months ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆144Updated 9 months ago
• The-OpenROAD-Project / OPENROAD_USERS_READ_ME_FIRST
  OpenROAD users should look at this repository first for instructions on getting started
  ☆101Updated 4 years ago
• lsils / mockturtle
  C++ logic network library
  ☆225Updated 5 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆311Updated last week
• FPGA-Research / FABulous
  Fabric generator and CAD tools
  ☆164Updated last week
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆220Updated this week
• ldoolitt / vhd2vl
  ☆131Updated 4 months ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆44Updated 2 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆216Updated last week
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆275Updated 5 years ago
• pkuzjx / eda-collection
  ☆103Updated 5 years ago
• cad-polito-it / I99T
  ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino
  ☆54Updated 2 years ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆76Updated last week
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆135Updated 5 years ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆90Updated 3 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆141Updated last month
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆168Updated 5 years ago