Alternatives and similar repositories for espresso-logic

Users that are interested in espresso-logic are comparing it to the libraries listed below

• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆178Updated 3 weeks ago
• lsils / mockturtle
  C++ logic network library
  ☆275Updated 4 months ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆202Updated last year
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆227Updated 11 months ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆119Updated 8 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆196Updated this week
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆109Updated 5 months ago
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆124Updated this week
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆232Updated last week
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆97Updated last month
• ben-marshall / verilog-parser
  A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.
  ☆135Updated 6 years ago
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆153Updated last month
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆488Updated last week
• rdaly525 / coreir
  ☆104Updated 3 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆91Updated last week
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆81Updated last year
• pkuzjx / eda-collection
  ☆109Updated 6 years ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆186Updated last year
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆227Updated 2 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆217Updated this week
• lnis-uofu / LSOracle
  IDEA project source files
  ☆111Updated 3 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated 2 years ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆249Updated 5 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆101Updated last week
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆164Updated 3 months ago
• msoeken / cirkit
  A circuit toolkit
  ☆107Updated 5 years ago
• PrincetonUniversity / prga
  Open-source FPGA research and prototyping framework.
  ☆211Updated last year
• hkustgz-zhang-lab / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆70Updated 3 weeks ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆310Updated last week