Alternatives and similar repositories for espresso-logic

Users that are interested in espresso-logic are comparing it to the libraries listed below

• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆137Updated last week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆190Updated 2 months ago
• ben-marshall / verilog-parser
  A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.
  ☆131Updated 5 years ago
• rubund / graywolf
  ☆113Updated 4 years ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆109Updated this week
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆141Updated last week
• lsils / mockturtle
  C++ logic network library
  ☆231Updated last week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆106Updated this week
• byuccl / spydrnet
  A flexible framework for analyzing and transforming FPGA netlists. Official repository.
  ☆98Updated 3 months ago
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆48Updated 4 years ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆116Updated last year
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆218Updated this week
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆103Updated 6 months ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆191Updated 8 months ago
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆91Updated 3 years ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆83Updated last year
• lnis-uofu / LSOracle
  IDEA project source files
  ☆106Updated 6 months ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆453Updated last week
• FPGA-Research / FABulous
  Fabric generator and CAD tools
  ☆182Updated this week
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆82Updated last year
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆120Updated 11 months ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• msoeken / cirkit
  A circuit toolkit
  ☆101Updated 5 years ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆146Updated 11 months ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆76Updated last month
• pkuzjx / eda-collection
  ☆105Updated 5 years ago
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆49Updated 9 years ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆279Updated last week