Alternatives and similar repositories for espresso-logic

Users that are interested in espresso-logic are comparing it to the libraries listed below

• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆162Updated this week
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆115Updated 4 months ago
• ben-marshall / verilog-parser
  A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.
  ☆133Updated 6 years ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆150Updated last week
• lsils / mockturtle
  C++ logic network library
  ☆251Updated last month
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆209Updated 6 months ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆197Updated last year
• lnis-uofu / LSOracle
  IDEA project source files
  ☆108Updated last month
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆101Updated last month
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆227Updated this week
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆146Updated last month
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆87Updated 3 weeks ago
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• rdaly525 / coreir
  ☆103Updated 3 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆105Updated 5 years ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆158Updated 2 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆156Updated 3 months ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆470Updated 3 weeks ago
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆124Updated last year
• asyncvlsi / act
  ACT hardware description language and core tools.
  ☆119Updated last week
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆198Updated this week
• pkuzjx / eda-collection
  ☆105Updated 5 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated 11 months ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆178Updated last year
• Kuree / kratos
  Debuggable hardware generator
  ☆70Updated 2 years ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆292Updated this week
• byuccl / spydrnet
  A flexible framework for analyzing and transforming FPGA netlists. Official repository.
  ☆99Updated 7 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 4 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆46Updated 3 weeks ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆124Updated last year