lowRISC / arianeLinks
Ariane is a 6-stage RISC-V CPU
☆141Updated 5 years ago
Alternatives and similar repositories for ariane
Users that are interested in ariane are comparing it to the libraries listed below
Sorting:
- ☆182Updated last year
- RISC-V System on Chip Template☆158Updated this week
- RISC-V Verification Interface☆99Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆216Updated last week
- Vector processor for RISC-V vector ISA☆122Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆290Updated last year
- Verilog Configurable Cache☆180Updated 8 months ago
- Code used in☆193Updated 8 years ago
- RISC-V Virtual Prototype☆172Updated 7 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 8 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆71Updated last month
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆204Updated last week
- RISC-V Torture Test☆195Updated last year
- SystemC/TLM-2.0 Co-simulation framework☆252Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆271Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆126Updated last week
- ☆97Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆182Updated 2 weeks ago
- A dynamic verification library for Chisel.☆154Updated 8 months ago
- ☆89Updated 4 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆168Updated last week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆171Updated 8 months ago
- Network on Chip Implementation written in SytemVerilog☆186Updated 2 years ago
- SystemVerilog synthesis tool☆204Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated this week
- ☆293Updated 3 weeks ago