Ariane is a 6-stage RISC-V CPU
☆164Dec 4, 2019Updated 6 years ago
Alternatives and similar repositories for ariane
Users that are interested in ariane are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,068Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆111Updated this week
- The OpenPiton Platform☆810Feb 25, 2026Updated 5 months ago
- ☆13Jul 5, 2026Updated last month
- Advanced Architecture Labs with CVA6☆82Jan 16, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,015Aug 11, 2026Updated last week
- ☆25Jun 23, 2024Updated 2 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Vector processor for RISC-V vector ISA☆144Oct 19, 2020Updated 5 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- VeeR EH1 core☆961Jul 16, 2026Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆262Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,358Updated this week
- Self checking RISC-V directed tests☆125Jun 3, 2025Updated last year
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,220Aug 11, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,290Sep 18, 2021Updated 4 years ago
- SystemVerilog to Verilog conversion☆749Updated this week
- Open-source memory-mapped Ethernet MAC for FPGA with RGMII interface☆22Jul 27, 2026Updated 3 weeks ago
- lowRISC Style Guides☆527Jul 8, 2026Updated last month
- SoC for muntjac☆14Jun 18, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 3 years ago
- ☆1,230Updated this week
- ☆324Jan 23, 2026Updated 6 months ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆166Updated this week
- ETH Computer Architecture - Fall 2020☆13Feb 26, 2021Updated 5 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆361Updated this week
- 64-bit multicore Linux-capable RISC-V processor☆120Apr 28, 2025Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 6 months ago
- RISC-V Verification Interface☆158Jun 11, 2026Updated 2 months ago
- The Sniper Multi-Core Simulator☆189May 23, 2026Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,344Apr 3, 2026Updated 4 months ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,863Jul 10, 2026Updated last month