Ariane is a 6-stage RISC-V CPU
☆155Dec 4, 2019Updated 6 years ago
Alternatives and similar repositories for ariane
Users that are interested in ariane are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,845Mar 10, 2026Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆101Mar 13, 2026Updated last week
- ☆13Feb 10, 2026Updated last month
- The OpenPiton Platform☆777Feb 25, 2026Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,797Feb 17, 2026Updated last month
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- ☆23Jun 23, 2024Updated last year
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- Vector processor for RISC-V vector ISA☆138Oct 19, 2020Updated 5 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- VeeR EH1 core☆930May 29, 2023Updated 2 years ago
- Self checking RISC-V directed tests☆118Jun 3, 2025Updated 9 months ago
- Advanced Architecture Labs with CVA6☆79Jan 16, 2024Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,191Sep 18, 2021Updated 4 years ago
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 3 months ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Oct 27, 2012Updated 13 years ago
- lowRISC Style Guides☆487Nov 6, 2025Updated 4 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆139Updated this week
- SoC for muntjac☆13Jun 18, 2025Updated 9 months ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆19Jun 24, 2019Updated 6 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,105Mar 11, 2026Updated last week
- An open-source 32-bit RISC-V soft-core processor☆46Sep 1, 2025Updated 6 months ago
- ☆1,137Jan 22, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,176Mar 8, 2026Updated last week
- ☆309Jan 23, 2026Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆236Jan 14, 2026Updated 2 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆50Feb 11, 2026Updated last month
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- ETH Computer Architecture - Fall 2020☆12Feb 26, 2021Updated 5 years ago
- The Sniper Multi-Core Simulator☆166Oct 18, 2025Updated 5 months ago
- 64-bit multicore Linux-capable RISC-V processor☆106Apr 28, 2025Updated 10 months ago
- A reliable, real-time subsystem for the Carfield SoC☆19Dec 2, 2025Updated 3 months ago
- ☆14Mar 9, 2026Updated last week
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,262Mar 5, 2026Updated 2 weeks ago
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week