Ariane is a 6-stage RISC-V CPU
☆166Dec 4, 2019Updated 6 years ago
Alternatives and similar repositories for ariane
Users that are interested in ariane are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,178Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,142Updated this week
- ☆13Jul 5, 2026Updated 3 months ago
- The OpenPiton Platform☆837Updated this week
- Advanced Architecture Labs with CVA6☆83Jan 16, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- A Linux-capable RISC-V multicore for and by the world☆838Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆122Oct 16, 2026Updated 2 weeks ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 24, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,274Oct 8, 2026Updated 3 weeks ago
- ☆328Jan 23, 2026Updated 9 months ago
- SoC for muntjac☆14Jun 18, 2025Updated last year
- RISC-V Verification Interface☆168Sep 25, 2026Updated last month
- GTKWave Decoders for RISCV☆15Aug 16, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,442Updated this week
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- SERV - The SErial RISC-V CPU☆1,908Aug 25, 2026Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,324Sep 18, 2021Updated 5 years ago
- Random instruction generator for RISC-V processor verification☆1,373Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week
- 64-bit multicore Linux-capable RISC-V processor☆124Apr 28, 2025Updated last year
- Self checking RISC-V directed tests☆125Jun 3, 2025Updated last year
- ☆1,258Oct 19, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Vector processor for RISC-V vector ISA☆147Oct 19, 2020Updated 6 years ago
- Open-source non-blocking L2 cache☆65Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆264Oct 12, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,395Sep 7, 2026Updated last month
- ☆105Apr 16, 2026Updated 6 months ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆560Oct 16, 2026Updated 2 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆191Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- Automatic differentiable design of photonic tensor cores☆14Feb 26, 2022Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Updated this week
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago