lowRISC / arianeLinks
Ariane is a 6-stage RISC-V CPU
☆149Updated 5 years ago
Alternatives and similar repositories for ariane
Users that are interested in ariane are comparing it to the libraries listed below
Sorting:
- ☆190Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- RISC-V Verification Interface☆107Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- RISC-V System on Chip Template☆159Updated 2 months ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- RISC-V Torture Test☆200Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆296Updated 2 weeks ago
- VeeR EL2 Core☆299Updated 2 weeks ago
- Verilog Configurable Cache☆184Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆277Updated last week
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated last month
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- Code used in☆197Updated 8 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- Basic RISC-V Test SoC☆153Updated 6 years ago
- ☆245Updated 2 years ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- ☆148Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 5 months ago
- SystemVerilog synthesis tool☆215Updated 7 months ago