lowRISC / arianeLinks
Ariane is a 6-stage RISC-V CPU
☆140Updated 5 years ago
Alternatives and similar repositories for ariane
Users that are interested in ariane are comparing it to the libraries listed below
Sorting:
- ☆179Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- RISC-V System on Chip Template☆158Updated last week
- Verilog Configurable Cache☆178Updated 6 months ago
- Instruction Set Generator initially contributed by Futurewei☆288Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆237Updated 7 months ago
- VeeR EL2 Core☆288Updated 2 weeks ago
- RISC-V Verification Interface☆94Updated 3 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆258Updated 2 months ago
- RISC-V Torture Test☆196Updated 11 months ago
- Basic RISC-V Test SoC☆129Updated 6 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 7 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated last year
- A Fast, Low-Overhead On-chip Network☆211Updated this week
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- RISC-V microcontroller IP core developed in Verilog☆174Updated 2 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 6 months ago
- RISC-V CPU Core☆337Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last month
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆178Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆175Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆267Updated this week
- The multi-core cluster of a PULP system.☆101Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆165Updated this week
- A dynamic verification library for Chisel.☆151Updated 7 months ago
- ☆96Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆261Updated last week
- CORE-V Family of RISC-V Cores☆274Updated 4 months ago