Ariane is a 6-stage RISC-V CPU
☆157Dec 4, 2019Updated 6 years ago
Alternatives and similar repositories for ariane
Users that are interested in ariane are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,906Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆104Apr 20, 2026Updated last week
- ☆14Mar 13, 2026Updated last month
- The OpenPiton Platform☆784Feb 25, 2026Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,859Apr 14, 2026Updated 2 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- ☆25Jun 23, 2024Updated last year
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- Vector processor for RISC-V vector ISA☆139Oct 19, 2020Updated 5 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆798Updated this week
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- Self checking RISC-V directed tests☆118Jun 3, 2025Updated 10 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Advanced Architecture Labs with CVA6☆82Jan 16, 2024Updated 2 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 13 years ago
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,236Sep 18, 2021Updated 4 years ago
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- lowRISC Style Guides☆498Apr 21, 2026Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆149Updated this week
- SoC for muntjac☆13Jun 18, 2025Updated 10 months ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆19Jun 24, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,142Mar 11, 2026Updated last month
- An open-source 32-bit RISC-V soft-core processor☆47Sep 1, 2025Updated 7 months ago
- ☆1,171Mar 24, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,226Apr 20, 2026Updated last week
- ☆313Jan 23, 2026Updated 3 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆246Jan 14, 2026Updated 3 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆52Apr 19, 2026Updated last week
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- ETH Computer Architecture - Fall 2020☆13Feb 26, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 64-bit multicore Linux-capable RISC-V processor☆111Apr 28, 2025Updated last year
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 4 months ago
- The Sniper Multi-Core Simulator☆176Oct 18, 2025Updated 6 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 3 months ago
- ☆15Mar 9, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,288Apr 3, 2026Updated 3 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆174Updated this week