smunaut / axi-csi-rxView external linksLinks
AXI MIPI CSI2 RX FPGA core and kernel driver
☆19Jul 4, 2015Updated 10 years ago
Alternatives and similar repositories for axi-csi-rx
Users that are interested in axi-csi-rx are comparing it to the libraries listed below
Sorting:
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- WaRP7 User Guide Source. For binary releases go to the release tab☆12Apr 8, 2018Updated 7 years ago
- ☆14Aug 1, 2023Updated 2 years ago
- 3D PCB renderer for checking gerber files before manufacture☆20Jan 22, 2018Updated 8 years ago
- Eagle design files of a two layer PCB for the ALTERA EP3C5E144 FPGA, including a FTDI USB2.0 controller, 2x 80 MSPS ADC, GPIO, JTAG, conf…☆13Apr 1, 2015Updated 10 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Feb 10, 2026Updated last week
- ☆14Aug 27, 2020Updated 5 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- VDMA framebuffer driver for LVDS display☆14Mar 23, 2017Updated 8 years ago
- MIPI CSI-2 RX☆37Oct 20, 2021Updated 4 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Deprecated ADI fork ➡️ analogdevicesinc/u-boot☆18Nov 26, 2025Updated 2 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆39Jun 10, 2021Updated 4 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- Ophidian's Mirror Repository on github. https://gitlab.com/eclufsc/eda/ophidian☆45Feb 17, 2021Updated 5 years ago
- 300 MHz to 3800 MHz TCVR daughter card for the Parallella board☆18Aug 28, 2014Updated 11 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- ☆20Jun 18, 2022Updated 3 years ago
- OpenPiton Design Benchmark☆28Mar 6, 2023Updated 2 years ago
- ☆56Sep 30, 2023Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Aug 7, 2022Updated 3 years ago
- ☆58Aug 2, 2022Updated 3 years ago
- Python package for IBIS-AMI model development and testing☆35Updated this week
- Object-Oriented Programming☆12Aug 26, 2021Updated 4 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated last month
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- ☆68Jan 7, 2023Updated 3 years ago
- Characterizer☆31Nov 19, 2025Updated 2 months ago
- ☆34Nov 26, 2019Updated 6 years ago