johonkanen / tube_amplifier_power_supplyLinks
A tube guitar amplifier power supply VHDL project
☆17Updated 10 months ago
Alternatives and similar repositories for tube_amplifier_power_supply
Users that are interested in tube_amplifier_power_supply are comparing it to the libraries listed below
Sorting:
- An open-source HDL register code generator fast enough to run in real time.☆73Updated last week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 7 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆181Updated 2 weeks ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆29Updated 8 months ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 4 months ago
- ☆104Updated 2 years ago
- Playing around with Formal Verification of Verilog and VHDL☆62Updated 4 years ago
- Flexible VHDL library☆189Updated 2 years ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆67Updated this week
- Slides and lab instructions for the mastering MicroBlaze session☆36Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆65Updated this week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 7 months ago
- Control and Status Register map generator for HDL projects☆127Updated 4 months ago
- A series of CORDIC related projects☆113Updated 10 months ago
- VHDL-2008 Support Library☆57Updated 8 years ago
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆40Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆39Updated this week
- Python script to transform a VCD file to wavedrom format☆80Updated 3 years ago
- ☆30Updated 4 years ago
- Drawio => VHDL and Verilog☆57Updated last year
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆84Updated 9 months ago
- Learning to do things with the Skywater 130nm process☆84Updated 4 years ago
- HARV - HArdened Risc-V☆15Updated 3 years ago
- ☆103Updated last month
- A Python package to use FPGA development tools programmatically.☆139Updated 6 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆50Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆74Updated 3 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆24Updated 2 weeks ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 4 months ago