A Verilog implementation of the popular video game Tetris.
☆28Oct 28, 2015Updated 10 years ago
Alternatives and similar repositories for verilog-tetris
Users that are interested in verilog-tetris are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA Tetris written in Verilog☆15Apr 26, 2018Updated 8 years ago
- Pong game on an FPGA in Verilog.☆61Feb 8, 2012Updated 14 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 6 years ago
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- Yet Another Tetris on FPGA Implementation☆40May 27, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A simple game written in Verilog HDL language and display on the VGA screen.☆28Oct 6, 2019Updated 6 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated last year
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆21May 4, 2026Updated 3 months ago
- 同济大学编译原理课程设计☆11Jun 12, 2021Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- [AAAI 2023 Oral] Peeling the Onion: Hierarchical Reduction of Data Redundancy for Efficient Vision Transformer Training☆14Apr 19, 2023Updated 3 years ago
- It is a fpga implementation of an i2c master, framebuffer for sdd1306 display☆12May 14, 2021Updated 5 years ago
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- pytorch 使用AlexNet 实现猫狗二分类☆17May 26, 2022Updated 4 years ago
- Fork of the emulator for Compukit UK101 on FPGA☆16May 5, 2020Updated 6 years ago
- Undergraduate digital circuit laboratory☆29Jan 4, 2024Updated 2 years ago
- 同济大学计算机组成原理31条指令CPU以及54条指令CPU实现（Verilog）☆16Jun 4, 2023Updated 3 years ago
- Tutorial☆15Jun 13, 2020Updated 6 years ago
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- JPEG Encoder Verilog☆83Oct 31, 2022Updated 3 years ago
- Kogge-Stone Adder in Verilog☆18Nov 19, 2021Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Source code for Zynq OLED controller☆16Oct 11, 2020Updated 5 years ago
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Jun 7, 2019Updated 7 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- 使用c++设计实现了windows平台下基于iocp的tcp网络库，用于项目服务器，客户端等各种网络通信的基建，类似于目前流行的各大网络库，主要应用场景为客户端与服务端通信，数据传输下载，图像视频流网络传输等 这个项目的特点是架构上采用了任务消息队列分发接受数据流任务包的…☆42Dec 21, 2021Updated 4 years ago
- Equihash Proof of Work for Node.js☆11Oct 3, 2017Updated 8 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- This project is for team #8 qiskit-camp asia 2019☆10Nov 21, 2019Updated 6 years ago
- ☆10Jun 26, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- socket programming; implemented a client and a server running on Unix; the server creates a TCP/UDP socket, receives requests from the cl…☆29Feb 13, 2017Updated 9 years ago
- ☆15Aug 10, 2023Updated 3 years ago
- Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations☆42Dec 14, 2013Updated 12 years ago