A Verilog implementation of the popular video game Tetris.
☆28Oct 28, 2015Updated 11 years ago
Alternatives and similar repositories for verilog-tetris
Users that are interested in verilog-tetris are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Pong game on an FPGA in Verilog.☆61Feb 8, 2012Updated 14 years ago
- ZX80/81 implementation for the Ulx3s☆14May 4, 2022Updated 4 years ago
- Yet Another Tetris on FPGA Implementation☆40May 27, 2021Updated 5 years ago
- ☆12Apr 15, 2024Updated 2 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆15Jul 5, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Files from the 1st Juce tutorial. Available here: https://audioordeal.co.uk/how-to-build-a-vst-lesson-1-intro-to-juce/☆10Apr 22, 2019Updated 7 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆20May 4, 2026Updated 5 months ago
- Fork of the emulator for Compukit UK101 on FPGA☆17May 5, 2020Updated 6 years ago
- LZW Compressoion algorithm in verilog☆16Dec 19, 2013Updated 12 years ago
- It is a fpga implementation of an i2c master, framebuffer for sdd1306 display☆12May 14, 2021Updated 5 years ago
- A progressive course in digital design and verification covering UART, SPI, and I²C — from specification and RTL through UVM-based verifi…☆20May 30, 2026Updated 5 months ago
- playing with XOR video patterns on an FPGA☆13Apr 19, 2021Updated 5 years ago
- Undergraduate digital circuit laboratory☆29Jan 4, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- ☆44May 3, 2026Updated 5 months ago
- 計算機結構 -- 從 nand2tetris 入門☆11Jun 2, 2020Updated 6 years ago
- Implementation of different types of adder circuits☆16Jan 5, 2016Updated 10 years ago
- Tutorial☆16Jun 13, 2020Updated 6 years ago
- Kogge-Stone Adder in Verilog☆18Nov 19, 2021Updated 4 years ago
- JPEG Encoder Verilog☆84Oct 31, 2022Updated 4 years ago
- ☆12Dec 19, 2016Updated 9 years ago
- Study Buddy Prompt☆15Jul 31, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 6 years ago
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Jun 7, 2019Updated 7 years ago
- Machine Vision for NVIDIA Jetson. GPU accelerated video capture and neural networks for real-time object detection.☆11Nov 12, 2021Updated 4 years ago
- A repository to test dialects defined dynamically.☆12Jun 20, 2023Updated 3 years ago
- Source code for Zynq OLED controller☆16Oct 11, 2020Updated 6 years ago
- 基于FPGA的循迹小车☆12Nov 20, 2021Updated 4 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆17Oct 21, 2020Updated 6 years ago
- A data prediction neural network model optimized with genetic algorithm//遗传算法优化的预测模型☆19Apr 30, 2017Updated 9 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- a super-simple pipelined verilog divider. flexible to define stages☆61Jul 25, 2019Updated 7 years ago
- A structured approach for handling large kubernetes project☆11Mar 17, 2024Updated 2 years ago
- A tool to convert Verilog RTL file generated from Xilinx Vivado HLS to an equivalent C Code.☆12Jun 16, 2021Updated 5 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Matlab implementation of projected gradient descent☆19Aug 17, 2020Updated 6 years ago
- ☆15Aug 10, 2023Updated 3 years ago