A Verilog implementation of the popular video game Tetris.
☆28Oct 28, 2015Updated 10 years ago
Alternatives and similar repositories for verilog-tetris
Users that are interested in verilog-tetris are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA Tetris written in Verilog☆16Apr 26, 2018Updated 8 years ago
- Pong game on an FPGA in Verilog.☆61Feb 8, 2012Updated 14 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆15Jul 5, 2020Updated 6 years ago
- ZX80/81 implementation for the Ulx3s☆14May 4, 2022Updated 4 years ago
- ☆12Apr 15, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple game written in Verilog HDL language and display on the VGA screen.☆28Oct 6, 2019Updated 7 years ago
- Verilog implementation of the SHA-1 cryptgraphic hash function☆57Apr 3, 2025Updated last year
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…☆21May 4, 2026Updated 5 months ago
- 同济大学编译原理课程设计☆11Jun 12, 2021Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- [AAAI 2023 Oral] Peeling the Onion: Hierarchical Reduction of Data Redundancy for Efficient Vision Transformer Training☆14Apr 19, 2023Updated 3 years ago
- It is a fpga implementation of an i2c master, framebuffer for sdd1306 display☆12May 14, 2021Updated 5 years ago
- LZW Compressoion algorithm in verilog☆16Dec 19, 2013Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Undergraduate digital circuit laboratory☆29Jan 4, 2024Updated 2 years ago
- 同济大学计算机组成原理31条指令CPU以及54条指令CPU实现（Verilog）☆16Jun 4, 2023Updated 3 years ago
- 船讯网船舶数据爬虫☆13Jan 31, 2022Updated 4 years ago
- JPEG Encoder Verilog☆84Oct 31, 2022Updated 3 years ago
- ☆12Dec 19, 2016Updated 9 years ago
- Kogge-Stone Adder in Verilog☆18Nov 19, 2021Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- A repository to test dialects defined dynamically.☆12Jun 20, 2023Updated 3 years ago
- Deep Compression for PyTorch Model Deployment on Microcontrollers☆20Mar 26, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Source code for Zynq OLED controller☆16Oct 11, 2020Updated 5 years ago
- http://os.cs.tsinghua.edu.cn/research/undergraduate/zwpu2019☆12Jun 7, 2019Updated 7 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Equihash Proof of Work for Node.js☆11Oct 3, 2017Updated 9 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- This project is for team #8 qiskit-camp asia 2019☆10Nov 21, 2019Updated 6 years ago
- ☆10Jun 26, 2025Updated last year
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- STM32CUBE IDE X-CUBE-AI project version for STM32F4 Discovery based on ST HAR-CNN Keras model☆15Jun 23, 2019Updated 7 years ago
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- socket programming; implemented a client and a server running on Unix; the server creates a TCP/UDP socket, receives requests from the cl…☆29Feb 13, 2017Updated 9 years ago
- ☆15Aug 10, 2023Updated 3 years ago
- Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations☆42Dec 14, 2013Updated 12 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago