FPGA version of CORDIC algorithm that evaluates all the trigonometric and anti-trigonometric functions.
☆25Nov 20, 2019Updated 6 years ago
Alternatives and similar repositories for CORDIC-all-in-one-verilog
Users that are interested in CORDIC-all-in-one-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog source code for book: Computer Architecture Tutorial☆26Oct 12, 2021Updated 4 years ago
- Decodes Compact Disc data from microscope images of a CD's surface☆12Jan 14, 2023Updated 3 years ago
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- 用fpga实现直流电机或永磁同步伺服电机的电流环控制☆27Mar 12, 2020Updated 6 years ago
- WinFilter graphical FIR filter design program☆19Aug 27, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Jul 6, 2023Updated 2 years ago
- Code for training the vision pipeline in 'Fully neuromorphic vision and control for autonomous drone flight'☆17Sep 17, 2024Updated last year
- ☆19Apr 28, 2026Updated last month
- PID controller with FPGA hardware☆21Oct 5, 2019Updated 6 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- This repository contains the details of controlling a 3-DOF robotic arm with 4 servo motors using FPGA. The design is execute using the N…☆22May 5, 2022Updated 4 years ago
- Antelope cryptography library for ECC, RSA and SHA-3☆10Mar 12, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆35May 28, 2021Updated 5 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- An algorithm for the rapid evaluation of Bessel functions based on precomputed expansions.☆11Apr 16, 2018Updated 8 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- A ceiling mounted camera which looks around between defined points. Can detect and track a player character.☆14Mar 17, 2023Updated 3 years ago
- Improved multislope ADC☆39Oct 11, 2024Updated last year
- Andes OpenEmbedded (OE) BSP Layer☆16Apr 14, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- This repository contains some commonly used Matlab functions for working with and displaying AER vision data☆24May 9, 2018Updated 8 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆38May 20, 2026Updated 2 weeks ago
- ☆14Jun 19, 2019Updated 6 years ago
- Matlab Mex implementation☆11May 2, 2016Updated 10 years ago
- ☆92Apr 10, 2026Updated last month
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago
- ☆15Jan 8, 2024Updated 2 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆226Apr 20, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆21Aug 20, 2024Updated last year
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- DroidOscillo firmware☆10May 8, 2017Updated 9 years ago
- KiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS☆10Mar 6, 2023Updated 3 years ago
- A CircuitPython RPN Calculator☆12Jul 22, 2025Updated 10 months ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 9 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago