cassuto / CORDIC-all-in-one-verilogLinks
FPGA version of CORDIC algorithm that evaluates all the trigonometric and anti-trigonometric functions.
☆23Updated 5 years ago
Alternatives and similar repositories for CORDIC-all-in-one-verilog
Users that are interested in CORDIC-all-in-one-verilog are comparing it to the libraries listed below
Sorting:
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆74Updated last year
- FIR filter implementation☆28Updated 5 years ago
- A digital phase-locked loop implemented on Spartan-6☆13Updated 7 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Updated 9 years ago
- Audio controller (I2S, SPDIF, DAC)☆89Updated 6 years ago
- FPGA based 30ps RMS TDCs☆86Updated 7 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆75Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated last month
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆64Updated 10 years ago
- A series of CORDIC related projects☆115Updated 11 months ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆64Updated last year
- All digital PLL☆28Updated 7 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated last week
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆28Updated 4 months ago
- USB 2.0 Device IP Core☆69Updated 8 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 8 years ago
- Verilog SPI master and slave☆59Updated 9 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆26Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆56Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆33Updated last year
- QSPI for SoC☆22Updated 5 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆53Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- 【例程】国产高云FPGA 开发板及其工程☆37Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago