cassuto / CORDIC-all-in-one-verilogLinks
FPGA version of CORDIC algorithm that evaluates all the trigonometric and anti-trigonometric functions.
☆23Updated 6 years ago
Alternatives and similar repositories for CORDIC-all-in-one-verilog
Users that are interested in CORDIC-all-in-one-verilog are comparing it to the libraries listed below
Sorting:
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- configurable cordic core in verilog☆53Updated 11 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆81Updated last year
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- SPI-Flash XIP Interface (Verilog)☆47Updated 4 years ago
- All digital PLL☆28Updated 8 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Updated 9 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- FIR filter implementation☆29Updated 5 years ago
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- USB 2.0 Device IP Core☆72Updated 8 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆98Updated last year
- FPGA based 30ps RMS TDCs☆89Updated 7 years ago
- FPGA Technology Exchange Group相关文件管理☆54Updated last month
- AD7606 driver verilog☆44Updated 6 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆74Updated 5 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 5 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆34Updated 7 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆69Updated 4 years ago
- Delta Sigma DAC FPGA☆45Updated 9 months ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆66Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆71Updated last month
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- A series of CORDIC related projects☆120Updated last year
- A digital phase-locked loop implemented on Spartan-6☆13Updated 7 years ago
- Verilog SPI master and slave☆62Updated 9 years ago