cassuto / CORDIC-all-in-one-verilogLinks
FPGA version of CORDIC algorithm that evaluates all the trigonometric and anti-trigonometric functions.
☆24Updated 6 years ago
Alternatives and similar repositories for CORDIC-all-in-one-verilog
Users that are interested in CORDIC-all-in-one-verilog are comparing it to the libraries listed below
Sorting:
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Updated 9 years ago
- configurable cordic core in verilog☆53Updated 11 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆81Updated last year
- All digital PLL☆28Updated 8 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆34Updated 7 years ago
- FPGA Technology Exchange Group相关文件管理☆54Updated last month
- AXI Interface Nand Flash Controller (Sync mode)☆99Updated last year
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆60Updated 3 years ago
- AD7606 driver verilog☆44Updated 6 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆77Updated 3 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- 【例程】国产高云FPGA 开发板及其工程☆40Updated last year
- FIR filter implementation☆29Updated 5 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆73Updated 5 years ago
- A series of CORDIC related projects☆120Updated last year
- FPGA based 30ps RMS TDCs☆90Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Delta Sigma DAC FPGA☆45Updated 10 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆80Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- USB 2.0 Device IP Core☆72Updated 8 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆37Updated last year
- LMS sound filtering by Verilog☆43Updated 5 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆27Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆69Updated 4 years ago