WangXuan95 / FPGA-QOI
An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。
☆24Updated 7 months ago
Alternatives and similar repositories for FPGA-QOI:
Users that are interested in FPGA-QOI are comparing it to the libraries listed below
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 10 months ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆22Updated 2 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆83Updated last year
- 基于FPGA的FFT☆15Updated 6 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- 【例程】国产高云FPGA 开发板及其工程☆27Updated 7 months ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆33Updated 7 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆124Updated last year
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆22Updated 2 years ago
- ☆20Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- MIPI CSI-2 RX☆31Updated 3 years ago
- An implementation of JPEG-LS extension (ITU-T T.870).☆32Updated 7 months ago
- SDRAM controller with AXI4 interface☆92Updated 5 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆21Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆24Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Implementation of the PCIe physical layer☆39Updated 3 months ago
- ☆59Updated 2 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆97Updated last year
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆14Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- Must-have verilog systemverilog modules☆33Updated 3 years ago