An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。
☆41Sep 18, 2024Updated 2 years ago
Alternatives and similar repositories for FPGA-QOI
Users that are interested in FPGA-QOI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆119Jul 4, 2024Updated 2 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器，可实现视频压缩。☆153Jan 26, 2024Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆160Sep 15, 2023Updated 3 years ago
- An implementation of JPEG-LS extension (ITU-T T.870).☆31Jun 2, 2025Updated last year
- A lightweight image converter which supports PNG, PNM, BMP, QOI, JPEG-LS, and H.265 intra-frame.☆58Jun 7, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An FPGA-based NFC (RFID) reader with a simple circuit rather than RFID chips. 用FPGA+分立器件电路搭建一个NFC(RFID)读卡器，不需要专门的RFID芯片。☆148Jan 26, 2024Updated 2 years ago
- Imitate SDcard using FPGAs. 使用FPGA模拟伪装SD卡。☆139Sep 14, 2023Updated 3 years ago
- An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码…☆345Sep 18, 2024Updated 2 years ago
- 一个FPGA核心板设计，体积小、低成本、易用、扩展性强。☆92Sep 14, 2023Updated 3 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆354Sep 14, 2023Updated 3 years ago
- Quite OK image compression Verilog implementation☆24Oct 8, 2026Updated last week
- TinyZZZ includes GZIP, LZ4, ZSTD, LZMA compression algorithms written in C language, unlike the official code, this code mainly focuses o…☆84Jul 25, 2025Updated last year
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 4 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆223Sep 15, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 基于FPGA的三速以太网UDP协议栈设计☆36Mar 24, 2024Updated 2 years ago
- Quite OK Image FPGA Encoder and Decoder☆25Aug 17, 2026Updated 2 months ago
- An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA comm…☆933Dec 6, 2024Updated last year
- ☆14Nov 7, 2024Updated last year
- An FPGA-based SD-card reader via SPI bus, which can read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器(通过SPI总线)，可以从FAT16或FA…☆99Sep 14, 2023Updated 3 years ago
- An FPGA-based MII to RMII & SMII converter to connect 100M ethernet PHY chip such as LAN8720 or KSZ8041TLI-S. 基于FPGA的MII转RMII和MII转SMII，用来…☆106Sep 14, 2023Updated 3 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆126Sep 19, 2024Updated 2 years ago
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆84Sep 14, 2023Updated 3 years ago
- An FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器，用于驱动BLDC/PMSM电机。☆990Sep 15, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- VHDL , ModelSIM, Quartus, FPGA, Image Processing☆17Jan 19, 2019Updated 7 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆31Mar 9, 2023Updated 3 years ago
- SEA-S7_gesture recognition☆17Aug 1, 2020Updated 6 years ago
- ☆13Jun 20, 2023Updated 3 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆26Dec 21, 2025Updated 9 months ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器，用于通用数据压缩。☆89Sep 14, 2023Updated 3 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 12 years ago
- An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。☆363Sep 15, 2023Updated 3 years ago
- PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL☆19May 27, 2025Updated last year
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆22Apr 12, 2023Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆94May 15, 2021Updated 5 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 12 years ago
- ☆12May 5, 2015Updated 11 years ago