WangXuan95 / FPGA-QOI
An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。
☆23Updated 6 months ago
Alternatives and similar repositories for FPGA-QOI:
Users that are interested in FPGA-QOI are comparing it to the libraries listed below
- An FPGA-based HDMI display controller. 基于FPGA的HDMI 显示控制器☆51Updated 8 months ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆21Updated 3 weeks ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆121Updated last year
- An implementation of JPEG-LS extension (ITU-T T.870).☆32Updated 5 months ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆80Updated last year
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆22Updated 2 years ago
- 【例程】国产高云FPGA 开发板及其工程☆26Updated 5 months ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆33Updated 7 years ago
- SDRAM controller with AXI4 interface☆89Updated 5 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 5 years ago
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆67Updated last year
- 视频旋转(2019FPGA大赛)☆33Updated 4 years ago
- Must-have verilog systemverilog modules☆31Updated 2 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆95Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆14Updated 2 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆63Updated 3 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆114Updated last year
- UART -> AXI Bridge☆60Updated 3 years ago
- ☆30Updated 5 years ago
- Video Stream Scaler☆40Updated 10 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- FPGA Technology Exchange Group相关文件管理☆43Updated last year