maxs-well / ad7606-driver-verilogLinks
AD7606 driver verilog
☆43Updated 6 years ago
Alternatives and similar repositories for ad7606-driver-verilog
Users that are interested in ad7606-driver-verilog are comparing it to the libraries listed below
Sorting:
- FPGA Technology Exchange Group相关文件管理☆45Updated 3 months ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆53Updated 2 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆69Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 5 months ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- ⚙️ 基于 Zynq-7 全可编程 SoC 的设计☆36Updated 3 years ago
- FPGA纯逻辑实现modbus通信☆20Updated 2 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year
- 【例程】国产高云FPGA 开发板及其工程☆32Updated 10 months ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆63Updated last year
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆49Updated 4 years ago
- 一个FPGA核心板设计,体积小、低成本、易用、扩展性强。☆85Updated last year
- ☆29Updated 4 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆71Updated 2 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- Simple mono FM Radio.☆48Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- minimal code to access ps DDR from PL☆20Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆11Updated 8 years ago
- SEA-S7_gesture recognition☆16Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago