maxs-well / ad7606-driver-verilog
AD7606 driver verilog
☆40Updated 5 years ago
Alternatives and similar repositories for ad7606-driver-verilog:
Users that are interested in ad7606-driver-verilog are comparing it to the libraries listed below
- FPGA和USB3.0桥片实现USB3.0通信☆65Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆44Updated this week
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆21Updated last month
- 【例程】国产高云FPGA 开 发板及其工程☆26Updated 6 months ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆45Updated 3 years ago
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆35Updated 3 years ago
- FPGA纯逻辑实现modbus通信☆17Updated 2 years ago
- 软件无线电,使用FPGA进行正交解调。☆20Updated 6 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆34Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆54Updated 2 months ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆31Updated 4 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆23Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆52Updated 9 months ago
- configurable cordic core in verilog☆49Updated 10 years ago
- ☆30Updated 5 years ago
- Peripheral Interface of FPGA☆35Updated 3 years ago
- 8b10b Encoder/Decoder☆11Updated 10 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 5 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆49Updated 3 years ago
- I2C Master and Slave☆33Updated 9 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- An AXI DDR3 SDRAM controller for FPGA☆34Updated last year
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆29Updated 10 years ago