suisuisi/FPGAandPeripheralInterface external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

suisuisi/FPGAandPeripheralInterface

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/suisuisi/FPGAandPeripheralInterface)

Close

suisuisi / FPGAandPeripheralInterfaceView on GitHubMore

• External links
• Readme badge

Peripheral Interface of FPGA

☆43Jun 13, 2021Updated 5 years ago

Alternatives and similar repositories for FPGAandPeripheralInterface

Users that are interested in FPGAandPeripheralInterface are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• suisuisi / FPGAandLAN

  View on GitHub
  FPGAandLAN
  ☆29Jun 13, 2021Updated 5 years ago
• suisuisi / FPGAandImage

  View on GitHub
  image processing based FPGA
  ☆120Sep 2, 2021Updated 4 years ago
• suisuisi / FPGATechnologyGroup

  View on GitHub
  FPGA Technology Exchange Group相关文件管理
  ☆68Jan 3, 2026Updated 7 months ago
• suisuisi / jtag

  View on GitHub
  fpga jtag hardware
  ☆28Mar 29, 2023Updated 3 years ago
• suisuisi / FPGAandStudy

  View on GitHub
  帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目
  ☆37Apr 17, 2022Updated 4 years ago
• Serverless GPU API endpoints on Runpod - Get Bonus Credits • Ad
  Skip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
• Nitcloud / Image_sim

  View on GitHub
  基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）
  ☆53Apr 23, 2020Updated 6 years ago
• suisuisi / EBAZ4205

  View on GitHub
  EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.
  ☆10Jan 18, 2022Updated 4 years ago
• suisuisi / KnowledgeGraphofFPGA

  View on GitHub
  Knowledge Graph of FPGA
  ☆14Aug 21, 2021Updated 4 years ago
• suisuisi / FPGA_Library

  View on GitHub
  Vivado诸多IP，包括图像处理等
  ☆233Jul 28, 2024Updated 2 years ago
• suisuisi / FPGA

  View on GitHub
  FPGA
  ☆132Apr 1, 2020Updated 6 years ago
• briansune / Kintex-7-OV13850-Verilog

  View on GitHub
  kintex7 ov13850 fpga mipi camera
  ☆22Dec 2, 2025Updated 8 months ago
• ultraembedded / core_ram_tester

  View on GitHub
  AXI-4 RAM Tester Component
  ☆21Aug 5, 2020Updated 6 years ago
• zhanzongyu / openzynq

  View on GitHub
  xilinx的zynq开源硬件和软件
  ☆19Aug 11, 2020Updated 6 years ago
• coralhu123 / KC705-AD9371

  View on GitHub
  The implementation of AD9371 on KC705
  ☆21Jun 10, 2025Updated last year
• Managed hosting for WordPress and PHP on Cloudways • Ad
  Managed hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
• For-up / SEA-S7Guess

  View on GitHub
  SEA-S7_gesture recognition
  ☆17Aug 1, 2020Updated 6 years ago
• suisuisi / AXI4-Stream-FIR-filter

  View on GitHub
  AXI4-Stream FIR filter IP
  ☆20Nov 4, 2022Updated 3 years ago
• bxinquan / zynqmp_cam_isp_demo

  View on GitHub
  ISP-Lite, VIP, MIPI-RX IP实现，测试平台为KV260+AR1335 3MP@30fps
  ☆122Dec 18, 2022Updated 3 years ago
• zhouqinghua / zqh_riscv

  View on GitHub
  zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…
  ☆40Sep 21, 2021Updated 4 years ago
• VideoGPU / FMC_MIPI

  View on GitHub
  FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface
  ☆22Apr 12, 2023Updated 3 years ago
• bxinquan / zynq_cam_isp_demo

  View on GitHub
  基于verilog实现了ISP图像处理IP
  ☆339Nov 28, 2022Updated 3 years ago
• libxzr / LightSensorTest

  View on GitHub
  A tool to test and find the position of the under-display light sensor
  ☆12Jul 4, 2022Updated 4 years ago
• ultraembedded / core_ftdi_bridge

  View on GitHub
  FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge
  ☆35Jun 5, 2021Updated 5 years ago
• aq12138 / Git_Bilbili

  View on GitHub
  verilog
  ☆21Jun 26, 2023Updated 3 years ago
• Managed Database hosting by DigitalOcean • Ad
  PostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
• suisuisi / gamegirl

  View on GitHub
  fpga based nes box
  ☆34Nov 9, 2021Updated 4 years ago
• suisuisi / FPGAandCNN

  View on GitHub
  基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现
  ☆372May 2, 2023Updated 3 years ago
• donpromax / ECC-Verilog-HDL-AutoGenerator

  View on GitHub
  a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.
  ☆11Dec 14, 2019Updated 6 years ago
• hanxi / phicomm-tv-ctrl

  View on GitHub
  control phicomm tv [t1/n1]
  ☆15Sep 12, 2019Updated 6 years ago
• dragonlock2 / ftdi_dumps

  View on GitHub
  FTDI EEPROM dumps for common JTAG FPGA programmers
  ☆101Nov 18, 2023Updated 2 years ago
• julianofjm / fpga_dac

  View on GitHub
  Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…
  ☆15Mar 26, 2014Updated 12 years ago
• berin-aquaquad / orange-pi-5

  View on GitHub
  OPI5 open micro desk design.
  ☆13Mar 6, 2023Updated 3 years ago
• sandy2008 / CNN-FPGA

  View on GitHub
  ☆19Dec 19, 2018Updated 7 years ago
• veranki / knn-fpga-hls

  View on GitHub
  FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.
  ☆21Apr 3, 2018Updated 8 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• ryc3221775293 / Design-of-BUCK-Converter-Based-on-STM32-in-DCM-Mode

  View on GitHub
  基于STM32的DCM模式下的BUCK变换器设计
  ☆23Dec 19, 2018Updated 7 years ago
• harshbhosale01 / image-processing-fpga

  View on GitHub
  Image processing on FPGA using verilog
  ☆26Dec 5, 2022Updated 3 years ago
• kontron / altera-stapl

  View on GitHub
  A user-space port of the altera-stapl driver from the linux kernel
  ☆14Jan 10, 2023Updated 3 years ago
• mcjtag / bitonic_sorter

  View on GitHub
  Bitonic sorter (Batcher's sorting network) written in Verilog.
  ☆39Oct 4, 2024Updated last year
• suisuisi / Accelerating-CNN-with-FPGA

  View on GitHub
  This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.
  ☆25Dec 10, 2019Updated 6 years ago
• ZipCPU / wbuart32

  View on GitHub
  A simple, basic, formally verified UART controller
  ☆346Jan 29, 2024Updated 2 years ago
• wbbbbbb123 / Sram-controller-design-based-on-AHB-bus

  View on GitHub
  ☆19Aug 22, 2022Updated 3 years ago