canaknesil / 4x4-apufLinks
An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks
☆15Updated 4 years ago
Alternatives and similar repositories for 4x4-apuf
Users that are interested in 4x4-apuf are comparing it to the libraries listed below
Sorting:
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆21Updated 3 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- ☆20Updated 2 years ago
- a super-simple pipelined verilog divider. flexible to define stages☆56Updated 5 years ago
- ☆58Updated 4 years ago
- Repository to store all design and testbench files for Senior Design☆17Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆40Updated 4 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆53Updated 7 years ago
- Verilog RTL Design☆39Updated 3 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- A demo system for Ibex including debug support and some peripherals☆67Updated 2 weeks ago
- ☆27Updated 3 years ago
- Basic RISC-V Test SoC☆128Updated 6 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week