canaknesil / 4x4-apufLinks
An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks
☆15Updated 4 years ago
Alternatives and similar repositories for 4x4-apuf
Users that are interested in 4x4-apuf are comparing it to the libraries listed below
Sorting:
- Ring Oscillator Physically Unclonable Funtion☆24Updated 3 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 5 years ago
- ☆20Updated 2 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆18Updated 9 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆39Updated 5 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆34Updated 10 years ago
- Repository to store all design and testbench files for Senior Design☆19Updated 5 years ago
- few python scripts to clone all IP cores from opencores.org☆24Updated last year
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 6 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Updated 5 months ago
- AES加密解密算法的Verilog实现☆66Updated 9 years ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆110Updated 3 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 2 months ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- ☆64Updated 4 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆40Updated 8 years ago
- Fixed Point Math Library for Verilog☆141Updated 11 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- Verilog based BCH encoder/decoder☆123Updated 2 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆55Updated 7 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago