canaknesil / 4x4-apuf
An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks
☆15Updated 4 years ago
Alternatives and similar repositories for 4x4-apuf:
Users that are interested in 4x4-apuf are comparing it to the libraries listed below
- Ring Oscillator Physically Unclonable Funtion☆23Updated 3 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Updated 8 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆52Updated 7 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆22Updated 7 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆26Updated 3 years ago
- ☆55Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆41Updated last year
- UART -> AXI Bridge☆61Updated 3 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆95Updated 2 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆44Updated 10 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last month
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆39Updated 7 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- Verilog based BCH encoder/decoder☆119Updated 2 years ago
- AES加密解密算法的Verilog实现☆66Updated 9 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆16Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆54Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago