canaknesil / 4x4-apuf
An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks
☆15Updated 4 years ago
Alternatives and similar repositories for 4x4-apuf:
Users that are interested in 4x4-apuf are comparing it to the libraries listed below
- Ring Oscillator Physically Unclonable Funtion☆20Updated 3 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 7 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆44Updated 9 years ago
- RISC-V instruction set extensions for SM4 block cipher☆19Updated 5 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Repository to store all design and testbench files for Senior Design☆18Updated 4 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆21Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆64Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆14Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆53Updated 2 weeks ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆89Updated last year
- A demo system for Ibex including debug support and some peripherals☆62Updated 2 weeks ago
- opensource crypto IP core☆27Updated 4 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆48Updated 7 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆15Updated 5 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆35Updated 3 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆32Updated 10 years ago
- An AXI4 crossbar implementation in SystemVerilog☆139Updated last month
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆16Updated 8 years ago
- Basic RISC-V Test SoC☆119Updated 5 years ago