2D Systolic Array Multiplier
☆36Aug 22, 2026Updated 2 months ago
Alternatives and similar repositories for 2D-Systolic-Array-Multiplier
Users that are interested in 2D-Systolic-Array-Multiplier are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- A 4x4 Weight Stationary Systolic Array Implementation☆15Oct 16, 2023Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆181May 10, 2025Updated last year
- ☆11Nov 11, 2025Updated 11 months ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Scripts for Digital Design flow control.☆18Oct 30, 2025Updated last year
- End-to-End NPU: RTL systolic array → AXI4 SoC → TVM compiler → FPGA inference☆70Jul 29, 2026Updated 3 months ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated 2 months ago
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- ☆23Sep 28, 2026Updated last month
- Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit☆197Apr 19, 2024Updated 2 years ago
- ROHD Wave Viewer is a waveform viewer Flutter app, part of the ROHD ecosystem. It works in-browser, integrated as a Flutter widget, used …☆14Oct 25, 2026Updated last week
- Systolic array based simple TPU for CNN on PYNQ-Z2☆53Jun 24, 2022Updated 4 years ago
- TinyTapeout submission with the SN76489 Digital Complex Sound Generator (DCSG) programmable sound generator (PSG) chip from Texas Instrum…☆64Nov 16, 2025Updated 11 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- JTAG Test Access Port (TAP)☆42Jul 17, 2014Updated 12 years ago
- The Focused Ultrasound Foundation has developed a low-cost, validated, open-source hydrophone scanner for the spatial characterization of…☆14Aug 26, 2021Updated 5 years ago
- 🤖 An automated NTU Thesis LaTeX continuous integration and continuous deploying service built up with GitHub Actions.☆10May 8, 2020Updated 6 years ago
- ☆15Jun 10, 2026Updated 4 months ago
- IHP 130nm ASIC tapeout of a 2x2 bfloat16 matrix matrix multiplication with DFT infrastructure. Iteration on the previous accelerator tape…☆45Jul 10, 2026Updated 3 months ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆39Aug 28, 2025Updated last year
- ☆21Nov 8, 2025Updated 11 months ago
- Python code to interact with the maplin robot arm.☆22Jan 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- A development board for iCE40UP5K FPGAs☆10Feb 2, 2024Updated 2 years ago
- LLM-Assisted FPGA Design for Carrier Frequency Offset Estimation☆11Sep 5, 2025Updated last year
- VHDL implementation of radix2 fft pipeline algorithm for IEEE-754 single precision floating point data format☆14Sep 6, 2024Updated 2 years ago
- A Custom STM32 board that runs on a battery with MCP73831 and is easily programmable with USB thanks to the CP2102 USB-to-UART chip.☆13Dec 21, 2023Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆90Nov 2, 2020Updated 6 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆25Nov 5, 2025Updated 11 months ago
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- I took this course as an elective in my 5th semester. This repository contains all the assignments, lecture slides, books and notes relat…☆14Mar 15, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Project Jenkins: Monkey Thinks, Robot Moves... and Back?☆14Mar 20, 2025Updated last year
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- ☆12Dec 3, 2022Updated 3 years ago
- ☆11Nov 17, 2025Updated 11 months ago
- NeuroSim (NS)-Cache is a framework developed for early exploration of cache memories in advanced technology nodes☆22Oct 19, 2026Updated 2 weeks ago
- [NeurIPS 2024] The official implementation of the Paper: "LuSh-NeRF: Lighting up and Sharpening NeRFs for Low-light Scenes"☆10Jan 6, 2025Updated last year