2D Systolic Array Multiplier
☆32Jan 27, 2024Updated 2 years ago
Alternatives and similar repositories for 2D-Systolic-Array-Multiplier
Users that are interested in 2D-Systolic-Array-Multiplier are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆31Feb 21, 2024Updated 2 years ago
- Scripts for Digital Design flow control.☆16Oct 30, 2025Updated 8 months ago
- ☆10Aug 30, 2024Updated last year
- Board definition files and initial example programs☆21Aug 7, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Single Cycle CPU using the RV32I Base Instruction set☆22Nov 5, 2025Updated 7 months ago
- ☆12Sep 18, 2024Updated last year
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- Open hardware & software DIY spin coater☆21Dec 2, 2025Updated 7 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆106Nov 26, 2025Updated 7 months ago
- Memory Compiler Tutorial☆14Aug 2, 2022Updated 3 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A very basic 160 4bpp snes superfx demo☆17Updated this week
- Virtual machine with a custom instruction set in C☆16Jul 17, 2018Updated 7 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- CDF 5/3 & CDF 9/7 Discrete Wavelet Transform☆17Oct 6, 2015Updated 10 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆32Nov 8, 2025Updated 7 months ago
- ☆12Jun 25, 2026Updated last week
- TinyTapeout submission with the SN76489 Digital Complex Sound Generator (DCSG) programmable sound generator (PSG) chip from Texas Instrum…☆59Nov 16, 2025Updated 7 months ago
- ☆15Jun 30, 2025Updated last year
- A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.☆31Nov 18, 2025Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Jan 18, 2025Updated last year
- A fork of llama3.c used to do some R&D on inferencing☆23Dec 20, 2024Updated last year
- ☆17Sep 9, 2024Updated last year
- A graphical and educational processor simulator based on the RISC-V instruction set architecture☆11Apr 28, 2024Updated 2 years ago
- A Z80 Instruction Set Exerciser for CP/M-80☆12Jun 15, 2025Updated last year
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- Telegram Bot for YTU Dining Hall Menu☆15May 9, 2022Updated 4 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by …☆29Sep 5, 2025Updated 9 months ago
- High-performance GEMM implementation optimized for NVIDIA H100 GPUs, leveraging Hopper architecture's TMA, WGMMA, and Thread Block Cluste…☆11Dec 4, 2024Updated last year
- ☆10Dec 17, 2022Updated 3 years ago
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆18Jul 5, 2025Updated 11 months ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- tmux plugin to show CPU temperature☆11Feb 25, 2022Updated 4 years ago
- An inhouse RISC-V 32-bits CPU☆20Feb 12, 2026Updated 4 months ago