tms4517 / 2D-Systolic-Array-Multiplier
2D Systolic Array Multiplier
☆12Updated last year
Alternatives and similar repositories for 2D-Systolic-Array-Multiplier:
Users that are interested in 2D-Systolic-Array-Multiplier are comparing it to the libraries listed below
- Two Level Cache Controller implementation in Verilog HDL☆39Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 2 months ago
- ☆29Updated 5 years ago
- Xilinx AXI VIP example of use☆33Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆40Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆55Updated 10 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- ai_accelerator_basic_for_student (no solve)☆11Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆51Updated 5 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆80Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Introductory course into static timing analysis (STA).☆83Updated 3 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆54Updated 2 years ago
- ☆53Updated 4 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆48Updated 6 months ago
- A simple DDR3 memory controller