CactiLab / BYOTee-Build-Your-Own-TEEsLinks
☆24Updated last year
Alternatives and similar repositories for BYOTee-Build-Your-Own-TEEs
Users that are interested in BYOTee-Build-Your-Own-TEEs are comparing it to the libraries listed below
Sorting:
- ☆26Updated 7 months ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated last year
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 6 years ago
- ☆38Updated 2 years ago
- The MIT Sanctum processor top-level project☆30Updated 5 years ago
- ☆12Updated last year
- ☆34Updated 2 years ago
- ☆11Updated last year
- Compiler-based tool that protects Intel SGX applications against controlled-channel attacks☆27Updated 8 years ago
- Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.☆14Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- ☆20Updated 7 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 3 years ago
- Tutorial: Uncovering and mitigating side-channel leakage in Intel SGX enclaves☆53Updated 7 months ago
- Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)☆26Updated last year
- Minimal RISC Extensions for Isolated Execution☆53Updated 6 years ago
- ☆28Updated 2 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆56Updated 6 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆27Updated 6 months ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆36Updated 5 years ago
- ☆16Updated 3 years ago
- ☆21Updated 2 years ago
- The artifact for NDSS '25 paper "ASGARD: Protecting On-Device Deep Neural Networks with Virtualization-Based Trusted Execution Environmen…☆13Updated last week
- ☆45Updated 6 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆28Updated 3 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated 7 months ago
- A flush-reload side channel attack implementation☆54Updated 3 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆45Updated 4 years ago
- ☆34Updated 2 years ago
- Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution☆33Updated 7 years ago