CactiLab / BYOTee-Build-Your-Own-TEEsLinks
☆26Updated 2 years ago
Alternatives and similar repositories for BYOTee-Build-Your-Own-TEEs
Users that are interested in BYOTee-Build-Your-Own-TEEs are comparing it to the libraries listed below
Sorting:
- ☆28Updated 11 months ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆26Updated last year
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆23Updated 6 years ago
- ☆40Updated 2 years ago
- ☆34Updated 3 years ago
- The MIT Sanctum processor top-level project☆31Updated 5 years ago
- ☆13Updated 2 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 3 years ago
- ☆22Updated 3 years ago
- Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)☆26Updated 2 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆34Updated 10 months ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆31Updated 7 months ago
- Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.☆14Updated 2 years ago
- Tutorial: Uncovering and mitigating side-channel leakage in Intel SGX enclaves☆55Updated 10 months ago
- ☆20Updated 7 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Updated 4 years ago
- Implementation of the Reusable Enclaves paper☆14Updated 2 years ago
- ☆43Updated 3 months ago
- ☆10Updated 2 years ago
- This is the main repo for Penglai.☆74Updated 2 years ago
- Minimal RISC Extensions for Isolated Execution☆54Updated 6 years ago
- ☆35Updated 2 years ago
- Compiler-based tool that protects Intel SGX applications against controlled-channel attacks☆26Updated 8 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆57Updated 6 years ago
- The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).☆41Updated 2 years ago
- Tests for verifying compliance of RMM implementations☆21Updated 4 months ago
- A flush-reload side channel attack implementation☆56Updated 3 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆80Updated 3 months ago
- Breaking Confidential VMs with Malicious Interrupts (USENIX Security 2024)☆34Updated last year
- ☆22Updated 3 years ago