Alternatives and similar repositories for BYOTee-Build-Your-Own-TEEs

Users that are interested in BYOTee-Build-Your-Own-TEEs are comparing it to the libraries listed below

• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆25Updated last year
• jasonyu1996 / elasticlave
  ☆26Updated 8 months ago
• zzrcxb / LLCFeasible
  Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆30Updated 7 months ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆22Updated 6 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆21Updated 4 years ago
• sectrs-acai / acai
  Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)
  ☆26Updated last year
• sssecret2019 / mytee
  ☆38Updated 2 years ago
• Compass-All / CCS22-StrongBox
  ☆34Updated 3 years ago
• jovanbulck / sgx-tutorial-space18
  Tutorial: Uncovering and mitigating side-channel leakage in Intel SGX enclaves
  ☆54Updated 7 months ago
• Compass-All / NDSS24-CAGE
  ☆13Updated last year
• 0tcb / TAP
  ☆21Updated 2 years ago
• nagnagnet / PrimeProbe
  ☆20Updated 7 years ago
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆20Updated 3 years ago
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆31Updated 5 years ago
• yonsei-sslab / asgard
  The artifact for NDSS '25 paper "ASGARD: Protecting On-Device Deep Neural Networks with Virtualization-Based Trusted Execution Environmen…
  ☆14Updated 3 weeks ago
• KULeuven-COSIC / ShowTime
  Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.
  ☆14Updated 2 years ago
• ECLab-ITU / Cache-Side-Channel-Attacks
  This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.
  ☆56Updated 6 years ago
• googleinterns / hw-fuzzing
  ☆87Updated 2 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆73Updated this week
• nepoche / Flush-Reload
  A flush-reload side channel attack implementation
  ☆54Updated 3 years ago
• UzL-ITS / sev-ciphertext-side-channels
  Code repository for the research paper "A Systematic Look at Ciphertext Side Channels on AMD SEV-SNP"
  ☆13Updated 3 years ago
• isec-tugraz / halfdouble
  ☆16Updated 3 years ago
• pwnall / sanctum
  Minimal RISC Extensions for Isolated Execution
  ☆53Updated 6 years ago
• sslab-gatech / t-sgx
  Compiler-based tool that protects Intel SGX applications against controlled-channel attacks
  ☆27Updated 8 years ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆29Updated 4 months ago
• jovanbulck / sgx-pte
  Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution
  ☆33Updated 7 years ago
• cispa / CacheWarp
  Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…
  ☆63Updated last year
• Miro-H / CacheSC
  Library for Prime+Probe cache side-channel attacks on L1 and L2
  ☆36Updated 5 years ago
• sycuricon / MorFuzz
  Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation
  ☆45Updated 6 months ago
• flowyroll / uarchsec
  ☆46Updated 6 years ago