Alternatives and similar repositories for BYOTee-Build-Your-Own-TEEs

Users that are interested in BYOTee-Build-Your-Own-TEEs are comparing it to the libraries listed below

• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 6 years ago
• jasonyu1996 / elasticlave
  ☆23Updated 4 months ago
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆24Updated last year
• nagnagnet / PrimeProbe
  ☆19Updated 6 years ago
• jovanbulck / sgx-pte
  Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution
  ☆33Updated 7 years ago
• 0tcb / TAP
  ☆20Updated 2 years ago
• isec-tugraz / halfdouble
  ☆16Updated 2 years ago
• sslab-gatech / t-sgx
  Compiler-based tool that protects Intel SGX applications against controlled-channel attacks
  ☆27Updated 8 years ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆24Updated last week
• sectrs-acai / acai
  Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)
  ☆26Updated last year
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆21Updated 2 years ago
• zzrcxb / LLCFeasible
  Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆26Updated 3 months ago
• jovanbulck / sgx-tutorial-space18
  Tutorial: Uncovering and mitigating side-channel leakage in Intel SGX enclaves
  ☆51Updated 3 months ago
• ilebedev / sanctum
  The MIT Sanctum processor top-level project
  ☆30Updated 5 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆69Updated 3 months ago
• Compass-All / CCS22-StrongBox
  ☆32Updated 2 years ago
• flowyroll / uarchsec
  ☆45Updated 6 years ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆21Updated 4 months ago
• Miro-H / CacheSC
  Library for Prime+Probe cache side-channel attacks on L1 and L2
  ☆34Updated 5 years ago
• KULeuven-COSIC / ShowTime
  Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.
  ☆13Updated last year
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆61Updated 2 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆20Updated 4 years ago
• Compass-All / SHELTER
  ☆34Updated last year
• spcl / sage
  ☆28Updated 2 years ago
• Secure-AI-Systems-Group / Mastik
  GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/
  ☆39Updated 5 years ago
• googleinterns / hw-fuzzing
  ☆85Updated 2 years ago
• sssecret2019 / mytee
  ☆36Updated 2 years ago
• compsec-snu / difuzz-rtl
  ☆88Updated last year
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆25Updated 2 weeks ago