FPGA-Research / FPGAVirusScanner
Program to scan for malicious FPGA designs.
☆14Updated 3 years ago
Alternatives and similar repositories for FPGAVirusScanner:
Users that are interested in FPGAVirusScanner are comparing it to the libraries listed below
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆14Updated 4 years ago
- Open Source AES☆32Updated 10 months ago
- An FPGA reverse engineering and documentation project☆36Updated last week
- Exploring gate level simulation☆56Updated 2 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- ☆33Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- IRSIM switch-level simulator for digital circuits☆31Updated 9 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- RISC-V RV32I CPU written in verilog☆10Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- ☆33Updated 4 years ago
- Side channel communication test within an FPGA☆11Updated 4 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆47Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆26Updated last week
- ☆22Updated 2 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆45Updated 9 months ago
- PicoRV☆44Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆81Updated last week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆35Updated 2 months ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 5 months ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- ☆15Updated 2 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- Virtual development board for HDL design☆40Updated last year
- ☆13Updated 2 years ago