FPGA-Research / FPGAVirusScannerLinks
Program to scan for malicious FPGA designs.
☆14Updated 4 years ago
Alternatives and similar repositories for FPGAVirusScanner
Users that are interested in FPGAVirusScanner are comparing it to the libraries listed below
Sorting:
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- Open Source AES☆31Updated last year
- Waveform Generator☆11Updated 2 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆24Updated last year
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆34Updated 4 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- ☆33Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- An FPGA reverse engineering and documentation project☆47Updated this week
- Small footprint and configurable Inter-Chip communication cores☆59Updated last month
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated 3 months ago
- Side-channel analysis setup for OpenTitan☆34Updated 3 weeks ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated 6 months ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆43Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- An open-source custom cache generator.☆34Updated last year
- ☆16Updated 3 years ago
- ☆14Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- a Python framework for managing embedded HW/SW projects☆16Updated last week
- PCIe analyzer experiments☆54Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- Side channel communication test within an FPGA☆11Updated 4 years ago