FPGA-Research / FPGAVirusScannerLinks
Program to scan for malicious FPGA designs.
☆14Updated 4 years ago
Alternatives and similar repositories for FPGAVirusScanner
Users that are interested in FPGAVirusScanner are comparing it to the libraries listed below
Sorting:
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- Open Source AES☆31Updated last year
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Side-channel analysis setup for OpenTitan☆33Updated last week
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- ☆33Updated 2 years ago
- Waveform Generator☆11Updated 2 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 3 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- PCIe analyzer experiments☆52Updated 5 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 months ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- An FPGA reverse engineering and documentation project☆47Updated this week
- ☆15Updated 3 years ago
- Chisel NVMe controller☆17Updated 2 years ago
- Exploring gate level simulation☆58Updated last month
- Side channel communication test within an FPGA☆11Updated 4 years ago
- Source-Opened RISCV for Crypto☆16Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 4 months ago