FPGA-Research / FPGAVirusScannerLinks
Program to scan for malicious FPGA designs.
☆14Updated 4 years ago
Alternatives and similar repositories for FPGAVirusScanner
Users that are interested in FPGAVirusScanner are comparing it to the libraries listed below
Sorting:
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- An FPGA reverse engineering and documentation project☆48Updated 3 weeks ago
- ☆16Updated 3 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Open Source AES☆31Updated last year
- Waveform Generator☆11Updated 2 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- LiteX LUNA USB stack integration☆14Updated 3 years ago
- PCIe analyzer experiments☆57Updated 5 years ago
- Some materials and sample source for RV32 OS projects.☆22Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- VexRiscV system with GDB-Server in Hardware☆21Updated 2 years ago
- Exploring gate level simulation☆58Updated 2 months ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆19Updated 10 months ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- ☆14Updated last year
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated 3 months ago
- RISC-V RV32I CPU written in verilog☆10Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 9 months ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://g…☆11Updated 3 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 3 months ago
- Side-channel analysis setup for OpenTitan☆35Updated last month
- Side channel communication test within an FPGA☆11Updated 4 years ago