FPGA-Research / FPGAVirusScanner
Program to scan for malicious FPGA designs.
☆14Updated 4 years ago
Alternatives and similar repositories for FPGAVirusScanner:
Users that are interested in FPGAVirusScanner are comparing it to the libraries listed below
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆15Updated 4 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Open Source AES☆31Updated last year
- ☆13Updated last year
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 4 years ago
- ☆33Updated 4 years ago
- An FPGA reverse engineering and documentation project☆43Updated 2 weeks ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆39Updated 2 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆12Updated last month
- ☆15Updated 3 years ago
- Waveform Generator☆11Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 4 months ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Chisel NVMe controller☆16Updated 2 years ago
- PCIe analyzer experiments☆52Updated 4 years ago
- Side channel communication test within an FPGA☆11Updated 4 years ago
- ☆33Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆23Updated last year
- ☆50Updated 2 years ago
- Exploring gate level simulation☆56Updated this week
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆19Updated 8 months ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- ☆22Updated 3 years ago
- An open-source custom cache generator.☆33Updated last year
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆19Updated 2 months ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated last week