FPGA-Research / FPGAVirusScanner
Program to scan for malicious FPGA designs.
☆14Updated 4 years ago
Alternatives and similar repositories for FPGAVirusScanner
Users that are interested in FPGAVirusScanner are comparing it to the libraries listed below
Sorting:
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆15Updated 4 years ago
- Open Source AES☆31Updated last year
- ☆33Updated 2 years ago
- Waveform Generator☆11Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- PCIe analyzer experiments☆52Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- An FPGA reverse engineering and documentation project☆44Updated this week
- FPGA board-level debugging and reverse-engineering tool☆37Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated last month
- Small footprint and configurable Inter-Chip communication cores☆57Updated 3 weeks ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- An open-source custom cache generator.☆33Updated last year
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- Chisel NVMe controller☆16Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- Side-channel analysis setup for OpenTitan☆32Updated 3 weeks ago
- A Verilog Synthesis Regression Test☆37Updated last year
- ☆10Updated last year
- Cross-Domain DPA Attack on SAML11☆15Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆48Updated 4 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆38Updated 5 months ago
- ☆14Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago