Alternatives and similar repositories for zedboard_audio:

Users that are interested in zedboard_audio are comparing it to the libraries listed below

• Digilent / ZYBO
  ☆63Updated 7 years ago
• Digilent / Zybo-Z7-20-pcam-5c
  ☆55Updated 2 years ago
• Architech-Silica / Designing-a-Custom-AXI-Slave-Peripheral
  A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools
  ☆40Updated 6 years ago
• Avnet / hdl
  ☆111Updated last month
• ZipCPU / cordic
  A series of CORDIC related projects
  ☆103Updated 5 months ago
• gtaylormb / ultra96v2_imx219_to_displayport
  Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL
  ☆69Updated 3 years ago
• analogdevicesinc / fpgahdl_xilinx
  (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…
  ☆88Updated 6 years ago
• Architech-Silica / Zynq-Zedboard-Vivado-Workshop
  Zynq Workshop for Beginners
  ☆29Updated 9 years ago
• Digilent / Zybo-hdmi-in
  ☆12Updated 7 years ago
• ZipCPU / dspfilters
  A collection of demonstration digital filters
  ☆150Updated last year
• Digilent / Zedboard-DMA
  ☆13Updated 5 years ago
• mcjtag / axis-uart
  AXI Stream UART (verilog)
  ☆11Updated 5 years ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 10 years ago
• Avnet / bdf
  Avnet Board Definition Files
  ☆133Updated last week
• ATaylorCEngFIET / Mastering-MicroBlaze
  Slides and lab instructions for the mastering MicroBlaze session
  ☆35Updated 2 years ago
• Architech-Silica / Designing-a-Custom-AXI-Master-using-BFMs
  A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models
  ☆34Updated 7 years ago
• antmicro / kria-k26-devboard
  Open source AMD Xilinx Kria UltraScale+ SoM baseboard
  ☆45Updated 3 months ago
• MohammedRashad / FPGA-Speech-Recognition
  Expiremental Speech Recognition System using VHDL & MATLAB.
  ☆46Updated 7 years ago
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆133Updated 2 years ago
• fpgadeveloper / ethernet-fmc-axi-eth
  Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks
  ☆66Updated 5 months ago
• Digilent / digilent-vivado-scripts
  ☆69Updated last month
• suoto / fpga_cores
  ☆33Updated last year
• ATaylorCEngFIET / Hackster
  Files used with hackster examples
  ☆145Updated 4 years ago
• airhdl / spi-to-axi-bridge
  An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
  ☆49Updated last year
• westonb / OV7670-Verilog
  Verilog modules required to get the OV7670 camera working
  ☆68Updated 6 years ago
• Digilent / Pmod-I2S2
  ☆45Updated last year
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆96Updated 2 years ago
• hellgate202 / csi2_rx
  MIPI CSI-2 RX
  ☆31Updated 3 years ago
• ATaylorCEngFIET / MicroZed-Chronicles
  Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog
  ☆191Updated 6 years ago
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆67Updated 7 years ago