ems-kl / zedboard_audio
A Audio Interface for the Zedboard
☆29Updated 9 years ago
Alternatives and similar repositories for zedboard_audio:
Users that are interested in zedboard_audio are comparing it to the libraries listed below
- ☆54Updated 2 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- ☆13Updated 5 years ago
- ☆61Updated 7 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 6 years ago
- ☆12Updated 7 years ago
- A testbench for an axi lite custom IP☆23Updated 10 years ago
- Avnet Board Definition Files☆129Updated 3 weeks ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 2 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- Extensible FPGA control platform☆56Updated last year
- This project demonstrates DSP capabilities of Terasic DE2-115☆27Updated 6 years ago
- A series of CORDIC related projects☆94Updated 2 months ago
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆40Updated 7 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆46Updated last year
- Files used with hackster examples☆143Updated 4 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆38Updated 2 years ago
- Zynq Workshop for Beginners☆28Updated 9 years ago
- A collection of demonstration digital filters☆142Updated last year
- Verilog modules required to get the OV7670 camera working☆65Updated 6 years ago
- ☆107Updated last week
- Expiremental Speech Recognition System using VHDL & MATLAB.☆45Updated 6 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆33Updated 8 months ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆62Updated last year
- PYNQ Composabe Overlays☆70Updated 7 months ago
- ☆24Updated 6 months ago
- ☆26Updated last year
- ☆32Updated last year
- ☆52Updated 2 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆100Updated 4 years ago