mirjanastojilovic / RDS
FPGA routing delay sensors for effective remote power analysis attacks
☆9Updated 8 months ago
Alternatives and similar repositories for RDS:
Users that are interested in RDS are comparing it to the libraries listed below
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 5 years ago
- A demo system for Ibex including debug support and some peripherals☆63Updated 2 weeks ago
- Verilog Hardware Design of Ascon☆22Updated this week
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 7 months ago
- DaCH: dataflow cache for high-level synthesis.☆16Updated last year
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆72Updated 7 months ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆11Updated last month
- Wrapper for Rocket-Chip on FPGAs☆132Updated 2 years ago
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆33Updated 3 years ago
- NIST LWC Hardware Design of Ascon with Protection against Power Side-Channel Attacks☆16Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- ☆50Updated 4 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆63Updated 5 years ago
- ☆23Updated last year
- ☆41Updated last year
- ☆20Updated 5 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆33Updated 10 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆52Updated last week
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- C API drivers for PYNQ FPGA board☆36Updated last year
- A modified version of McPAT for the COSSIM framework. The code is based on McPAT v1.3 and integrates with cgem5.☆15Updated 3 years ago
- processor for post-quantum cryptography☆15Updated 5 years ago
- this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by …☆24Updated 6 months ago
- ☆21Updated 7 months ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆52Updated 2 years ago
- BlackParrot on Zynq☆38Updated last month
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆26Updated 3 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆18Updated 11 years ago