FPGA routing delay sensors for effective remote power analysis attacks
☆13Aug 13, 2024Updated last year
Alternatives and similar repositories for RDS
Users that are interested in RDS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Proof-of-concept implementation for the paper "ThermalScope: A Practical Interrupt Side Channel Attack Based On Thermal Event Interrupts"…☆13Dec 17, 2024Updated last year
- Proof-of-concept implementation for the paper "SegScope: Probing Fine-grained Interrupts via Architectural Footprints" (HPCA'24)☆20Apr 2, 2026Updated last month
- Flexible Open-source workBench fOr Side-channel analysis (FOBOS)☆14Nov 19, 2025Updated 5 months ago
- 简易redis一起写☆26Aug 11, 2025Updated 8 months ago
- High Performance Network Laboratory WebPage☆28Feb 12, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Solve discrete logarithm problems by the index calculus method.☆16Aug 30, 2017Updated 8 years ago
- ☆14Dec 15, 2022Updated 3 years ago
- ☆27Jan 28, 2025Updated last year
- GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/☆42Sep 19, 2019Updated 6 years ago
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- [NeurIPS 2024] "Membership Inference on Text-to-image Diffusion Models via Conditional Likelihood Discrepancy"☆12Sep 15, 2025Updated 7 months ago
- Panopticon is a complete in-DRAM RowHammer mitigation. This code simulates an implementation of Panopticon in DDR5.☆14Jun 2, 2023Updated 2 years ago
- ☆10Dec 26, 2023Updated 2 years ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆15Oct 15, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- ☆19Oct 24, 2024Updated last year
- This is a ring -1 header framework in order to simplify the creation of hypervisors on SVM☆30Nov 6, 2023Updated 2 years ago
- Datasets of audio adversarial examples for deep speech recognition systems and Python code of a detection system☆15May 6, 2023Updated 2 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆31Nov 8, 2025Updated 5 months ago
- ☆26Mar 27, 2020Updated 6 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- ☆16Sep 17, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This upload contains the artifacts for the paper "SLAP: Data Speculation Attacks via Load Address Prediction on Apple Silicon", to appear…☆24Jan 26, 2025Updated last year
- A fork of llama3.c used to do some R&D on inferencing☆22Dec 20, 2024Updated last year
- ☆20May 26, 2016Updated 9 years ago
- This program is an analogy engine designed to determine if a drink is prohibited based on its attributes and by comparing it to a databas…☆12Aug 19, 2023Updated 2 years ago
- Secbench is an open-source framework for hardware security characterization☆22Jan 15, 2026Updated 3 months ago
- Instruction and files for porting Arm DesignStart to CW305.☆17Dec 6, 2023Updated 2 years ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- DOM Protected Hardware Implementation of AES☆28May 20, 2016Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- [IEEE VR'22] SPAA: Stealthy Projector-based Adversarial Attacks on Deep Image Classifiers☆12Jun 21, 2025Updated 10 months ago
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆20Nov 17, 2022Updated 3 years ago
- ☆15May 10, 2023Updated 2 years ago
- Xilinx ZynqMP AXI-ACP Adapter☆21Mar 9, 2026Updated last month
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆22Sep 24, 2023Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Feb 18, 2021Updated 5 years ago