mirjanastojilovic / RDSLinks
FPGA routing delay sensors for effective remote power analysis attacks
☆11Updated last year
Alternatives and similar repositories for RDS
Users that are interested in RDS are comparing it to the libraries listed below
Sorting:
- Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…☆15Updated 2 years ago
- A modified version of McPAT for the COSSIM framework. The code is based on McPAT v1.3 and integrates with cgem5.☆16Updated 3 years ago
- Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…☆385Updated 5 months ago
- Network on Chip Simulator☆287Updated last month
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆137Updated 2 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆187Updated 2 weeks ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆244Updated 2 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆211Updated last month
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆36Updated 3 years ago
- Parametric NTT/INTT Hardware Generator☆73Updated 4 years ago
- SystemVerilog Tutorial☆166Updated 3 months ago
- A demo system for Ibex including debug support and some peripherals☆76Updated 2 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated 2 months ago
- PandA-bambu public repository☆278Updated this week
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆483Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆209Updated 2 weeks ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆300Updated 3 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆401Updated last year
- A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.☆10Updated 4 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆33Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆91Updated 3 weeks ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 2 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆19Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆454Updated last month
- LLM-Aided FPGA Design and Debug Flow☆16Updated last month
- Championship Branch Prediction 2025☆55Updated 3 months ago
- ☆26Updated 8 years ago
- The official repository for the gem5 resources sources.☆73Updated last month
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆548Updated last year