scluconn / DA_PUF_LibraryLinks
Defense/Attack PUF Library (DA PUF Library)
☆54Updated 5 years ago
Alternatives and similar repositories for DA_PUF_Library
Users that are interested in DA_PUF_Library are comparing it to the libraries listed below
Sorting:
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 8 years ago
- Repository to store all design and testbench files for Senior Design☆22Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Updated 8 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 4 years ago
- Cryptanalysis of Physically Unclonable Functions☆91Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- ☆21Updated last year
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆25Updated 3 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆42Updated 3 weeks ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆59Updated last month
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆12Updated 6 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 4 years ago
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆137Updated 3 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- ☆25Updated 4 years ago
- Configurable AES-GCM IP (128, 192, 256 bits)☆38Updated 4 months ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆140Updated 2 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- Side-channel analysis setup for OpenTitan☆37Updated 2 months ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Updated 5 years ago
- Ring Oscillator Physically Unclonable Funtion☆26Updated 4 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆23Updated 5 years ago
- Hardware Design of Ascon☆33Updated 3 months ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 3 years ago
- 4096bit RSA project, with verilog code, python test code, etc☆47Updated 6 years ago
- True Random Number Generator core implemented in Verilog.☆78Updated 5 years ago
- Hardware implementation of ORAM☆24Updated 8 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Updated 6 years ago