scluconn / DA_PUF_LibraryLinks
Defense/Attack PUF Library (DA PUF Library)
☆51Updated 5 years ago
Alternatives and similar repositories for DA_PUF_Library
Users that are interested in DA_PUF_Library are comparing it to the libraries listed below
Sorting:
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated 11 months ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆33Updated last year
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Cryptanalysis of Physically Unclonable Functions☆88Updated last year
- Repository to store all design and testbench files for Senior Design☆19Updated 5 years ago
- ☆21Updated last year
- ☆23Updated 4 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 4 years ago
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Side-channel analysis setup for OpenTitan☆37Updated this week
- Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.☆134Updated 2 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 4 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆61Updated 5 years ago
- Hardware implementation of ORAM☆22Updated 8 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Updated 5 years ago
- The first open source software-based Physically Unclonable Function (PUF) using off-the-shelf SRAM☆100Updated 4 months ago
- Hardware Design of Ascon☆25Updated 2 weeks ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆23Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆57Updated 3 weeks ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆17Updated 4 years ago
- True Random Number Generator core implemented in Verilog.☆76Updated 4 years ago
- Ring Oscillator Physically Unclonable Funtion☆25Updated 4 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆18Updated 3 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆34Updated this week
- VHDL Implementation of AES Algorithm☆85Updated 4 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago